JP5889125B2 - Method for manufacturing SiC epitaxial substrate - Google Patents

Method for manufacturing SiC epitaxial substrate Download PDF

Info

Publication number
JP5889125B2
JP5889125B2 JP2012139424A JP2012139424A JP5889125B2 JP 5889125 B2 JP5889125 B2 JP 5889125B2 JP 2012139424 A JP2012139424 A JP 2012139424A JP 2012139424 A JP2012139424 A JP 2012139424A JP 5889125 B2 JP5889125 B2 JP 5889125B2
Authority
JP
Japan
Prior art keywords
substrate
foreign matter
sic
epitaxial growth
amount
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012139424A
Other languages
Japanese (ja)
Other versions
JP2014003256A (en
Inventor
健一 浜野
健一 浜野
彰仁 大野
彰仁 大野
越智 順二
順二 越智
善平 川津
善平 川津
信之 冨田
信之 冨田
陽一郎 三谷
陽一郎 三谷
卓誉 中村
卓誉 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2012139424A priority Critical patent/JP5889125B2/en
Publication of JP2014003256A publication Critical patent/JP2014003256A/en
Application granted granted Critical
Publication of JP5889125B2 publication Critical patent/JP5889125B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

この発明は、SiCエピタキシャル基板の製造方法に関する。   The present invention relates to a method for manufacturing a SiC epitaxial substrate.

半導体デバイスの製造では、歩留まりを向上するために、加工精度や清浄度などの各種の検査が行われる。これらの検査を実施するためのウエハとしてダミーウエハが用いられる。例えば特許文献1は、加工が容易であり、かつ反りの少ない安定した品質のダミーウエハとして、チタン又はその合金を含むウエハを開示している。   In the manufacture of semiconductor devices, various inspections such as processing accuracy and cleanliness are performed in order to improve the yield. A dummy wafer is used as a wafer for performing these inspections. For example, Patent Document 1 discloses a wafer containing titanium or an alloy thereof as a dummy wafer of stable quality that is easy to process and has little warpage.

基板の表面に異物が付着していると、エピタキシャル成長時に結晶欠陥や表面モフォロジー異常の原因となる。特にSiC基板の場合は、エピタキシャル成長温度が1400℃以上と高温であることから、リアクター内部に付着した副生成物がリアクターとの熱膨張率差や熱履歴によって脱離し、リアクター内を浮遊してウエハ表面に付着する。また、3C型のSiCがリアクター内のサセプタに成長し、この破片がウエハ表面に付着する。   If foreign matter adheres to the surface of the substrate, crystal defects and surface morphology anomalies are caused during epitaxial growth. In particular, in the case of a SiC substrate, since the epitaxial growth temperature is as high as 1400 ° C. or higher, by-products adhering to the inside of the reactor are desorbed due to a difference in thermal expansion coefficient and thermal history from the reactor, and float in the reactor to float the wafer. Adhere to the surface. Further, 3C type SiC grows on the susceptor in the reactor, and the fragments adhere to the wafer surface.

特開2001−148334号公報JP 2001-148334 A

SiCデバイスの製造工程では、ダミーウエハとしてSiC基板を用いて異物量をモニタすることが考えられるが、使用する波長の違いから、SiC基板には従来のSi基板用異物検査装置を用いることができないという問題があった。また、SiC基板自体に結晶欠陥が多く、異物量をモニタするには不適であった。   In the SiC device manufacturing process, it is conceivable to monitor the amount of foreign matter using a SiC substrate as a dummy wafer, but due to the difference in the wavelength used, it is impossible to use a conventional foreign matter inspection device for Si substrate for the SiC substrate. There was a problem. In addition, the SiC substrate itself has many crystal defects and is unsuitable for monitoring the amount of foreign matter.

さらに、SiC基板はエピタキシャル成長温度が1400℃以上であるため、表面異物の中には昇温、エッチング工程でエッチングされるものがある。そのため、エッチング装置内に搬送した際に付着した全ての異物が欠陥や表面モフォロジー異常の原因となるわけではなく、異物の管理基準が不明確であった。異物管理の精度を上げ、SiCエピタキシャル基板製造の歩留まりを向上させることが望まれる。   Furthermore, since the SiC substrate has an epitaxial growth temperature of 1400 ° C. or higher, some surface foreign matter is etched in the temperature rising and etching steps. For this reason, not all foreign matters adhering when transported into the etching apparatus cause defects or abnormal surface morphology, and the foreign matter management standards are unclear. It is desired to improve the accuracy of foreign matter management and improve the yield of SiC epitaxial substrate manufacturing.

本発明は上述の問題に鑑みてなされたものであり、歩留まりが優れたSiCエピタキシャル基板の製造方法の提供を目的とする。   The present invention has been made in view of the above-described problems, and an object of the present invention is to provide a method for manufacturing an SiC epitaxial substrate with excellent yield.

本発明のSiCエピタキシャル基板の製造方法は、(a)Si基板と本番SiC基板を準備する工程と、(b)Si基板によりエピタキシャル成長装置内の異物量を検査する工程と、(c)工程(b)で検査した異物量が所定量未満である場合に、エピタキシャル成長装置を用いて本番SiC基板上にエピタキシャル成長を行う工程と、を備え、工程(b)は、直径5μm以上の異物量を検査する工程であり、工程(c)は、1400℃以上の温度で本番SiC基板上にエピタキシャル成長を行う工程である。 The SiC epitaxial substrate manufacturing method of the present invention includes (a) a step of preparing a Si substrate and a production SiC substrate, (b) a step of inspecting the amount of foreign matter in the epitaxial growth apparatus using the Si substrate, and (c) a step (b) And a step of performing epitaxial growth on the production SiC substrate using an epitaxial growth apparatus when the amount of foreign matter inspected in step (b) is less than a predetermined amount, and the step (b) is a step of inspecting the amount of foreign matter having a diameter of 5 μm or more. , and the step (c), Ru steps der performing epitaxial growth to production SiC substrate at 1400 ° C. or higher.

本発明のSiCエピタキシャル基板の製造方法は、(a)Si基板と本番SiC基板を準備する工程と、(b)Si基板によりエピタキシャル成長装置内の異物量を検査する工程と、(c)工程(b)で検査した異物量が所定量未満である場合に、エピタキシャル成長装置を用いて本番SiC基板上にエピタキシャル成長を行う工程と、を備え、工程(b)は、直径5μm以上の異物量を検査する工程であり、工程(c)は、1400℃以上の温度で本番SiC基板上にエピタキシャル成長を行う工程である。Si基板を用いて異物量検査を行うことにより、結晶欠陥による影響が小さい安定した異物管理を行うことができる。また、Siの異物測定装置を用いて異物量測定を行うことができる。よって、SiCエピタキシャル基板を歩留まり良く製造することができる。 The SiC epitaxial substrate manufacturing method of the present invention includes (a) a step of preparing a Si substrate and a production SiC substrate, (b) a step of inspecting the amount of foreign matter in the epitaxial growth apparatus using the Si substrate, and (c) a step (b) And a step of performing epitaxial growth on the production SiC substrate using an epitaxial growth apparatus when the amount of foreign matter inspected in step (b) is less than a predetermined amount, and the step (b) is a step of inspecting the amount of foreign matter having a diameter of 5 μm or more. , and the step (c), Ru steps der performing epitaxial growth to production SiC substrate at 1400 ° C. or higher. By performing the foreign matter amount inspection using the Si substrate, stable foreign matter management that is less affected by crystal defects can be performed. Further, the amount of foreign matter can be measured using a Si foreign matter measuring device. Therefore, the SiC epitaxial substrate can be manufactured with a high yield.

Si基板とSiC基板の異物付着数を比較する図である。It is a figure which compares the foreign material adhesion number of a Si substrate and a SiC substrate. 表面異物がエピタキシャル膜の成膜に及ぼす影響を示す図である。It is a figure which shows the influence which a surface foreign material has on film-forming of an epitaxial film. SiCウエハの欠陥マップを示す図である。It is a figure which shows the defect map of a SiC wafer.

<A.実施の形態1>
<A−1.工程>
本実施の形態のSiCエピタキシャル基板の製造方法は、SiCエピタキシャル装置内の異物量を検査する異物量検査工程と、SiC基板表面にSiCエピタキシャル膜を成膜する成膜工程とを備える。
<A. Embodiment 1>
<A-1. Process>
The method for manufacturing an SiC epitaxial substrate according to the present embodiment includes a foreign matter amount inspection step for inspecting the amount of foreign matter in the SiC epitaxial apparatus, and a film formation step for forming a SiC epitaxial film on the SiC substrate surface.

異物量検査工程について説明する。この工程では、ダミーウエハとしてSiウエハ(Si基板)を用いる。ここでSiウエハを用いるのは、SiCウエハに比べて結晶欠陥が少ないために、異物の付着数を精度良く検査することができるからである。また、図1に示すように、同バッチの異物検査におけるSiウエハとSiCウエハの異物付着数はほとんど同じであることから、SiウエハをSiCエピタキシャル成長装置の異物管理用ダミー基板として用いることが可能である。   The foreign matter amount inspection process will be described. In this step, a Si wafer (Si substrate) is used as a dummy wafer. The reason why the Si wafer is used here is that since the number of crystal defects is smaller than that of the SiC wafer, the number of adhered foreign substances can be inspected with high accuracy. Further, as shown in FIG. 1, since the number of adhered foreign substances of the Si wafer and the SiC wafer in the foreign substance inspection of the same batch is almost the same, the Si wafer can be used as a foreign substance management dummy substrate of the SiC epitaxial growth apparatus. is there.

Si基板をSiCエピタキシャル成長装置内に搬入し、所定時間放置した後、SiCエピタキシャル成長装置内からSi基板を搬出する。そして、搬入前と搬出後の異物付着数を夫々カウントする。これらの異物付着数の差から、SiCエピタキシャル成長装置内に搬送したことにより付着した異物数を算出する。算出した異物数が所定数(例えば500個)以上であれば、成膜工程を実施せず、ダミーランによるリアクター内コートやクリーニングを実施する。   The Si substrate is carried into the SiC epitaxial growth apparatus and left for a predetermined time, and then the Si substrate is carried out from the SiC epitaxial growth apparatus. And the number of foreign matter adhesion before carrying in and after carrying out is counted, respectively. From the difference in the number of adhering foreign matters, the number of foreign matters adhering as a result of being transferred into the SiC epitaxial growth apparatus is calculated. If the calculated number of foreign substances is equal to or greater than a predetermined number (for example, 500), the film forming process is not performed and the in-reactor coating and the cleaning by the dummy run are performed.

ここでは、直径が5μm以上の異物を管理対象異物、すなわちカウントの対象とし、それ以外の異物を管理対象外異物、すなわちカウントの対象外とする。その理由を、図2を用いて説明する。図2(a)はSiC基板1の表面に異物が付着している様子を示している。SiC基板1をエピタキシャル膜の成長温度まで昇温する過程で、図2(b)に示すようにSiC基板1の表面がエッチングされる。その際に、小さな異物(管理対象外異物2)は除去されるが、大きな異物(管理対象異物3a,3b)はなお残存して結晶欠陥やモフォロジー異常の原因となる。図2(c)は、管理対象異物3a上にエピタキシャル成長がされずに結晶欠陥が生じ、管理対象異物3bによって表面モフォロジー異常が生じる様子を示している。出願人が調査したところ、エッチング量を300nmとすると、直径5μm以上の異物が昇温過程を経てもなお残存することが分かった。そこで、本発明では直径5μm以上の異物を管理対象異物とする。   Here, a foreign matter having a diameter of 5 μm or more is set as a management target foreign matter, that is, a count target, and other foreign matters are set as non-control target foreign matters, ie, not counted. The reason will be described with reference to FIG. FIG. 2A shows a state in which foreign matter is attached to the surface of the SiC substrate 1. In the process of raising the temperature of the SiC substrate 1 to the growth temperature of the epitaxial film, the surface of the SiC substrate 1 is etched as shown in FIG. At that time, the small foreign matter (non-management foreign matter 2) is removed, but the large foreign matter (management foreign matter 3a, 3b) still remains and causes crystal defects and morphological abnormalities. FIG. 2C shows a state in which a crystal defect occurs without epitaxial growth on the management target foreign material 3a, and a surface morphology abnormality occurs due to the management target foreign material 3b. As a result of investigation by the applicant, it was found that when the etching amount was 300 nm, foreign matters having a diameter of 5 μm or more remained even after the temperature rising process. Therefore, in the present invention, foreign matter having a diameter of 5 μm or more is set as a management target foreign matter.

異物量検査工程では、成膜工程時と近い状態にするために、SiCエピタキシャル成長装置内にガスを導入することが望ましく、これにより異物が付着する精度が向上する。また、SiCエピタキシャル成長装置内の温度は600℃以上1200℃未満が望ましい。SiCエピタキシャル膜の成長温度である1400℃以上とするとSi基板が溶融してしまうため1200℃未満に留めるが、成膜工程との温度差を小さくすることにより、成膜工程と異物量検査工程の間の昇降温時間を短縮することができる。また、Si基板を自転、公転、あるいは自公転させながら表面に異物を付着させることが望ましい。   In the foreign matter amount inspection step, it is desirable to introduce a gas into the SiC epitaxial growth apparatus in order to bring the state close to that in the film formation step, thereby improving the accuracy with which the foreign matter adheres. The temperature in the SiC epitaxial growth apparatus is preferably 600 ° C. or higher and lower than 1200 ° C. If the growth temperature of the SiC epitaxial film is 1400 ° C. or higher, the Si substrate melts, so it remains below 1200 ° C. However, by reducing the temperature difference from the film formation step, the film formation step and the foreign matter amount inspection step The temperature raising / lowering time can be shortened. Further, it is desirable to allow foreign matter to adhere to the surface while rotating, revolving, or revolving the Si substrate.

以上の条件の下で、Si基板の表面に付着した管理対象異物が所定数未満である場合には、成膜工程に移る。Si基板をSiCエピタキシャル成長装置から取り出し、代わりにSiC基板1をSiCエピタキシャル成長装置に搬入して成膜工程を実施する。   Under the above conditions, when the number of foreign objects to be managed attached to the surface of the Si substrate is less than a predetermined number, the process proceeds to the film forming process. The Si substrate is taken out from the SiC epitaxial growth apparatus, and instead, the SiC substrate 1 is carried into the SiC epitaxial growth apparatus and a film forming process is performed.

一般的に、搬入工程やその後の昇温工程、ガス導入工程などにより、SiC基板1表面には、炉(SiCエピタキシャル成長装置)内のSi、C、あるいはOからなる副生成物や、3C型のSiC、断熱材やサセプタに起因するCなどが、管理対象外異物2、管理対象異物3a,3bとして付着する(図2(a))。SiC基板1は、(0001)面から(11−20)面に向けて4°傾けたオフカット角度でオフカットされた成長表面を有するものが一般的に用いられる。   Generally, a by-product made of Si, C, or O in a furnace (SiC epitaxial growth apparatus), or a 3C-type is formed on the surface of the SiC substrate 1 by a carry-in process, a subsequent temperature raising process, a gas introduction process, or the like. SiC, C caused by a heat insulating material or a susceptor, etc. adhere as non-management target foreign matter 2 and management target foreign matters 3a and 3b (FIG. 2A). As the SiC substrate 1, one having a growth surface that is off-cut at an off-cut angle inclined by 4 ° from the (0001) plane toward the (11-20) plane is generally used.

SiC基板1をSiCエピタキシャル成長装置に搬入した後、エッチングガスとしてH2ガスを導入し、SiCエピタキシャル成長装置内の温度を成長温度(1400℃以上)まで上昇させる過程およびその後エピタキシャル結晶成長を開始する前までに成長温度で保持する過程で、SiC基板1表面が300nm程度エッチングされる(図2(b))。   After the SiC substrate 1 is carried into the SiC epitaxial growth apparatus, H2 gas is introduced as an etching gas, and the temperature in the SiC epitaxial growth apparatus is raised to the growth temperature (1400 ° C. or higher) and thereafter before the epitaxial crystal growth is started. In the process of holding at the growth temperature, the surface of the SiC substrate 1 is etched by about 300 nm (FIG. 2B).

SiCエピタキシャル成長装置内の温度が成長温度に達してから所定の時間が経過した後に、エピタキシャル成長を行う(図2(c))。成長ガスにはSiH4ガス、C3H8ガス等を使用し、ドーパントガスとしてN2ガスを使用する。また、キャリアガスとしてH2ガスを使用する。   After a predetermined time has elapsed since the temperature in the SiC epitaxial growth apparatus reached the growth temperature, epitaxial growth is performed (FIG. 2C). SiH4 gas, C3H8 gas or the like is used as the growth gas, and N2 gas is used as the dopant gas. Moreover, H2 gas is used as carrier gas.

図3に、SiCエピタキシャル基板の欠陥マップを示す。丸印は、表面異物があったがエピタキシャル膜にとって欠陥の要因とならなかった箇所を示している。×印は、表面異物が結晶欠陥や表面モフォロジーの要因となった箇所を示している。また、三角印は、表面異物以外の要因で形成された結晶欠陥を示している。   FIG. 3 shows a defect map of the SiC epitaxial substrate. A circle indicates a portion where there was a foreign material on the surface but did not cause a defect in the epitaxial film. A cross indicates a portion where the surface foreign matter causes a crystal defect or a surface morphology. Further, the triangle marks indicate crystal defects formed due to factors other than the surface foreign matter.

<A−2.効果>
本発明のSiCエピタキシャル基板の製造方法は、(a)ダミーウエハであるSi基板と本番SiC基板を準備する工程と、(b)Si基板によりSiCエピタキシャル成長装置内の異物量を検査する工程と、(c)工程(b)で検査した異物量が所定量未満である場合に、SiCエピタキシャル成長装置を用いて本番SiC基板上にエピタキシャル成長を行う工程とを備える。よって、歩留まり良くSiCエピタキシャル基板を製造することができる。また、管理対象異物3a,3bの検査工程を結晶欠陥の少ないSi基板を用いて行うため、Siの異物検査装置を用いることが出来るほか、高精度に異物を検出することが可能である。
<A-2. Effect>
The SiC epitaxial substrate manufacturing method of the present invention includes (a) a step of preparing a Si substrate as a dummy wafer and a production SiC substrate, (b) a step of inspecting the amount of foreign matter in the SiC epitaxial growth apparatus using the Si substrate, and (c And a step of performing epitaxial growth on the actual SiC substrate using a SiC epitaxial growth apparatus when the amount of foreign matter inspected in the step (b) is less than a predetermined amount. Therefore, a SiC epitaxial substrate can be manufactured with a high yield. Further, since the inspection process of the foreign matter 3a, 3b to be managed is performed using a Si substrate with few crystal defects, it is possible to use a foreign matter inspection apparatus for Si and to detect the foreign matter with high accuracy.

また、工程(b)は、直径5μm以上の異物量を検査する工程であり、工程(c)は、1400℃以上の温度で本番SiC基板上にエピタキシャル成長を行う工程である。直径5μm以上の異物は、SiCエピタキシャル成長装置内を1400℃以上に昇温する過程でもなお残存し、エピタキシャル膜に結晶欠陥や表面モフォロジーを形成する原因となる。そこで、直径5μm以上の異物量を検査することにより、歩留まり良くSiCエピタキシャル基板を製造することができる。   Step (b) is a step of inspecting the amount of foreign matter having a diameter of 5 μm or more, and step (c) is a step of performing epitaxial growth on a production SiC substrate at a temperature of 1400 ° C. or more. Foreign matter having a diameter of 5 μm or more remains even in the process of raising the temperature in the SiC epitaxial growth apparatus to 1400 ° C. or more, and causes crystal defects and surface morphology in the epitaxial film. Therefore, by examining the amount of foreign matter having a diameter of 5 μm or more, a SiC epitaxial substrate can be manufactured with a high yield.

また、異物量検査工程は、Si基板が溶融しない範囲で600℃以上1200℃未満の温度条件で行うことにより、成膜工程と異物量検査工程の間で昇降温時間を短くすることができる。   In addition, the foreign matter amount inspection step can be performed between the film forming step and the foreign matter amount inspection step by shortening the temperature rise / fall time by performing the temperature measurement at a temperature of 600 ° C. or more and less than 1200 ° C. within a range where the Si substrate does not melt.

また、異物量検査工程は、Si基板をSiCエピタキシャル成長装置内に搬入し、所定期間放置した後、SiCエピタキシャル成長装置から搬出する工程を含む。Si基板をSiCエピタキシャル成長装置内で放置する際には、SiCエピタキシャル成長装置内にガスを導入することにより、異物量検査工程を成膜工程となるべく近い条件で行い、異物量検査の精度を高めることができる。   The foreign matter amount inspection step includes a step of carrying the Si substrate into the SiC epitaxial growth apparatus, leaving it for a predetermined period, and then carrying it out of the SiC epitaxial growth apparatus. When the Si substrate is left in the SiC epitaxial growth apparatus, by introducing a gas into the SiC epitaxial growth apparatus, the foreign matter amount inspection process can be performed under conditions as close as possible to the film forming step, thereby improving the accuracy of the foreign matter amount inspection. it can.

なお、本発明は、その発明の範囲内において、実施の形態を適宜、変形、省略することが可能である。   In the present invention, the embodiments can be appropriately modified and omitted within the scope of the invention.

1 SiC基板、2 管理対象外異物、3a,3b 管理対象異物、4 SiCエピタキシャル膜。   1 SiC substrate, 2 foreign matter not to be managed, 3a, 3b foreign matter to be managed, 4 SiC epitaxial film.

Claims (3)

(a)ダミーウエハであるSi基板と本番SiC基板を準備する工程と、
(b)前記Si基板によりエピタキシャル成長装置内の異物量を検査する工程と、
(c)前記工程(b)で検査した前記異物量が所定量未満である場合に、前記エピタキシャル成長装置を用いて前記本番SiC基板上にエピタキシャル成長を行う工程と、
を備え
前記工程(b)は、直径5μm以上の前記異物量を検査する工程であり、
前記工程(c)は、1400℃以上の温度で前記本番SiC基板上にエピタキシャル成長を行う工程である、
SiCエピタキシャル基板の製造方法。
(A) preparing a Si substrate that is a dummy wafer and a production SiC substrate;
(B) a step of inspecting the amount of foreign matter in the epitaxial growth apparatus using the Si substrate;
(C) when the amount of foreign matter inspected in the step (b) is less than a predetermined amount, performing epitaxial growth on the production SiC substrate using the epitaxial growth apparatus;
Equipped with a,
The step (b) is a step of inspecting the amount of foreign matter having a diameter of 5 μm or more,
Wherein step (c), Ru steps der performing epitaxial growth on the production SiC substrate at 1400 ° C. or higher,
Manufacturing method of SiC epitaxial substrate.
前記工程(b)は、600℃以上1200℃未満の温度で前記異物量を検査する工程である、The step (b) is a step of inspecting the amount of foreign matter at a temperature of 600 ° C. or higher and lower than 1200 ° C.,
請求項1に記載のSiCエピタキシャル基板の製造方法。The manufacturing method of the SiC epitaxial substrate of Claim 1.
前記工程(b)は、The step (b)
(b1)前記Si基板を前記エピタキシャル成長装置内に搬入する工程と、  (B1) carrying the Si substrate into the epitaxial growth apparatus;
(b2)前記Si基板を前記エピタキシャル成長装置内に放置する工程と、  (B2) leaving the Si substrate in the epitaxial growth apparatus;
(b3)前記Si基板を前記エピタキシャル成長装置内から搬出する工程と、  (B3) carrying the Si substrate out of the epitaxial growth apparatus;
を備え、With
前記工程(b2)は、前記エピタキシャル成長装置内にガスを導入しながら前記Si基板を放置する工程である、  The step (b2) is a step of leaving the Si substrate while introducing a gas into the epitaxial growth apparatus.
請求項1又は2に記載のSiCエピタキシャル基板の製造方法。The manufacturing method of the SiC epitaxial substrate of Claim 1 or 2.
JP2012139424A 2012-06-21 2012-06-21 Method for manufacturing SiC epitaxial substrate Active JP5889125B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012139424A JP5889125B2 (en) 2012-06-21 2012-06-21 Method for manufacturing SiC epitaxial substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012139424A JP5889125B2 (en) 2012-06-21 2012-06-21 Method for manufacturing SiC epitaxial substrate

Publications (2)

Publication Number Publication Date
JP2014003256A JP2014003256A (en) 2014-01-09
JP5889125B2 true JP5889125B2 (en) 2016-03-22

Family

ID=50036124

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012139424A Active JP5889125B2 (en) 2012-06-21 2012-06-21 Method for manufacturing SiC epitaxial substrate

Country Status (1)

Country Link
JP (1) JP5889125B2 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4531870B2 (en) * 1997-10-14 2010-08-25 三井造船株式会社 Multilayer silicon carbide wafer
JP2002255692A (en) * 2001-03-02 2002-09-11 Nippon Steel Corp Silicon carbide epitaxial substrate and manufacturing method thereof
US20020170883A1 (en) * 2001-05-17 2002-11-21 Ching-Yu Chang Method of use for reusable monitor wafer
JP5125095B2 (en) * 2006-12-22 2013-01-23 パナソニック株式会社 Manufacturing method of substrate with SiC epitaxial film and manufacturing apparatus of substrate with SiC epitaxial film
JP2009140985A (en) * 2007-12-04 2009-06-25 Mitsui Eng & Shipbuild Co Ltd Monitor wafer and method of manufacturing the same
JP5212426B2 (en) * 2010-06-16 2013-06-19 信越半導体株式会社 CVD furnace cleanliness evaluation method and epitaxial substrate manufacturing method

Also Published As

Publication number Publication date
JP2014003256A (en) 2014-01-09

Similar Documents

Publication Publication Date Title
JP6388058B2 (en) Silicon wafer manufacturing method
KR20190048278A (en) Method for predicting thickness of oxide layer of silicon wafer
JP5839343B2 (en) Contamination detection method for vapor phase growth apparatus and epitaxial wafer manufacturing method
JP5467923B2 (en) Manufacturing method of silicon wafer for metal contamination evaluation
JP5880974B2 (en) Method for detecting contamination of epitaxial growth apparatus and method for manufacturing epitaxial wafer
JP2010040688A (en) Method of evaluating silicon substrate, method of detecting contamination, and method of manufacturing epitaxial substrate
JP5889125B2 (en) Method for manufacturing SiC epitaxial substrate
JP5794212B2 (en) Method for evaluating contamination of vapor phase growth apparatus and method for manufacturing silicon epitaxial wafer
CN107492492B (en) Method for monitoring process capability of annealing equipment
JP5742742B2 (en) Metal contamination assessment method
JP5741467B2 (en) Cleanliness evaluation method for vapor phase growth apparatus
EP1933372A1 (en) Process for producing epitaxial wafer and epitaxial wafer produced therefrom
JP4449842B2 (en) Measuring method of semiconductor substrate
JP2013162092A (en) Metal contamination evaluation method of gas
JP4127233B2 (en) Silicon single crystal wafer evaluation method and silicon single crystal wafer using the same
JP2013149753A (en) Method of evaluating cleanliness of vapor growth device and method of manufacturing silicon epitaxial wafer
JP3969319B2 (en) Method for evaluating phosphide single crystal wafer
JP5729098B2 (en) Evaluation method of silicon single crystal wafer
KR100783440B1 (en) Method of testing defect of low interstitial oxygen concentration silicon wafer
JP2005159013A (en) Inspecting method of silicon single crystal, manufacturing method of silicon wafer and manufacturing method of epitaxial wafer
JP6369388B2 (en) Evaluation method of silicon single crystal substrate
JP5454298B2 (en) Manufacturing method of semiconductor substrate
JP2022175082A (en) Crystal defect evaluation method for semiconductor single crystal substrate
JP2021180271A (en) Evaluation method for epitaxial growth preprocessing condition
KR20120092847A (en) Method for process wafer

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140526

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150407

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150414

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150609

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160119

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160216

R150 Certificate of patent or registration of utility model

Ref document number: 5889125

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250