JP5646644B2 - 分散型多重コアメモリ初期化 - Google Patents

分散型多重コアメモリ初期化 Download PDF

Info

Publication number
JP5646644B2
JP5646644B2 JP2012541131A JP2012541131A JP5646644B2 JP 5646644 B2 JP5646644 B2 JP 5646644B2 JP 2012541131 A JP2012541131 A JP 2012541131A JP 2012541131 A JP2012541131 A JP 2012541131A JP 5646644 B2 JP5646644 B2 JP 5646644B2
Authority
JP
Japan
Prior art keywords
memory
processing nodes
memory initialization
subtask
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012541131A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013512509A5 (enExample
JP2013512509A (ja
Inventor
ハウスティ オズウィン
ハウスティ オズウィン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2013512509A publication Critical patent/JP2013512509A/ja
Publication of JP2013512509A5 publication Critical patent/JP2013512509A5/ja
Application granted granted Critical
Publication of JP5646644B2 publication Critical patent/JP5646644B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4405—Initialisation of multiprocessor systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G06F9/5066—Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Stored Programmes (AREA)
  • Multi Processors (AREA)
JP2012541131A 2009-11-24 2010-11-22 分散型多重コアメモリ初期化 Active JP5646644B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/624,626 US8307198B2 (en) 2009-11-24 2009-11-24 Distributed multi-core memory initialization
US12/624,626 2009-11-24
PCT/US2010/057561 WO2011066202A1 (en) 2009-11-24 2010-11-22 Distributed multi-core memory initialization

Publications (3)

Publication Number Publication Date
JP2013512509A JP2013512509A (ja) 2013-04-11
JP2013512509A5 JP2013512509A5 (enExample) 2014-01-16
JP5646644B2 true JP5646644B2 (ja) 2014-12-24

Family

ID=43501297

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012541131A Active JP5646644B2 (ja) 2009-11-24 2010-11-22 分散型多重コアメモリ初期化

Country Status (6)

Country Link
US (2) US8307198B2 (enExample)
EP (1) EP2504761A1 (enExample)
JP (1) JP5646644B2 (enExample)
KR (1) KR101623892B1 (enExample)
CN (1) CN102648453B (enExample)
WO (1) WO2011066202A1 (enExample)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101872308A (zh) * 2009-04-25 2010-10-27 鸿富锦精密工业（深圳）有限公司 内存条控制系统及其控制方法
WO2012001777A1 (ja) * 2010-06-29 2012-01-05 富士通株式会社 マルチコアプロセッサシステム、通信制御方法、および通信制御プログラム
US9936209B2 (en) * 2011-08-11 2018-04-03 The Quantum Group, Inc. System and method for slice processing computer-related tasks
US8954639B2 (en) * 2011-09-06 2015-02-10 International Business Machines Corporation Integrated link calibration and multi-processor topology discovery
US9710768B2 (en) 2011-09-23 2017-07-18 Elwha Llc Acquiring and transmitting event related tasks and subtasks to interface devices
US20130081049A1 (en) * 2011-09-23 2013-03-28 Elwha LLC, a limited liability company of the State of Delaware Acquiring and transmitting tasks and subtasks to interface devices
US20130081050A1 (en) * 2011-09-23 2013-03-28 Elwha LLC, a limited liability company of the State of Delaware Acquiring and transmitting tasks and subtasks to interface devices
US9336130B2 (en) * 2011-11-30 2016-05-10 Sandisk Technologies Inc. Methods, systems, and computer readable media for providing basic input/output system (BIOS) data and non-BIOS data on the same non-volatile memory
US9367329B2 (en) 2011-12-29 2016-06-14 Intel Corporation Initialization of multi-core processing system
CN104321742B (zh) 2012-03-23 2017-08-29 波利科雷软件股份有限公司 用于提供多核心编程平台的装置和方法
CN102779075B (zh) 2012-06-28 2014-12-24 华为技术有限公司 一种在多处理器核系统中进行调度的方法、装置及系统
KR20140036731A (ko) * 2012-09-18 2014-03-26 한국전자통신연구원 응용 프로그램 개발 방법 및 시스템
FR2996020A1 (fr) * 2012-09-27 2014-03-28 Thales Sa Dispositif de traitement numerique comportant plusieurs coeurs, systeme radar comportant un tel dispositif et procedes associes de traitement de donnees et de generation d'une table d'evenements
CN102999385B (zh) * 2012-11-06 2016-05-25 国网山东省电力公司枣庄供电公司 计算设备中多处理器协同处理方法
CN103870334B (zh) * 2012-12-18 2017-05-31 中国移动通信集团公司 一种大规模漏洞扫描的任务分配方法及装置
KR102183274B1 (ko) * 2013-01-16 2020-11-26 에스케이플래닛 주식회사 분산 처리 시스템 및 그 방법, 그리고 이에 적용되는 장치
EP2972819B1 (en) * 2013-03-15 2020-01-01 Huawei Technologies Co., Ltd. Booting method for computer system with multiple central processing units
JP5942904B2 (ja) * 2013-03-19 2016-06-29 株式会社デンソー 処理装置
CN105190537B (zh) * 2013-04-03 2019-11-05 慧与发展有限责任合伙企业 修改将在多个执行环境中执行的操作流的方法和产品
EP3014420A4 (en) * 2013-06-29 2017-04-05 Intel Corporation On-chip mesh interconnect
US10229043B2 (en) * 2013-07-23 2019-03-12 Intel Business Machines Corporation Requesting memory spaces and resources using a memory controller
US9465432B2 (en) 2013-08-28 2016-10-11 Via Technologies, Inc. Multi-core synchronization mechanism
US9513687B2 (en) * 2013-08-28 2016-12-06 Via Technologies, Inc. Core synchronization mechanism in a multi-die multi-core microprocessor
US9792112B2 (en) 2013-08-28 2017-10-17 Via Technologies, Inc. Propagation of microcode patches to multiple cores in multicore microprocessor
WO2015047302A1 (en) * 2013-09-27 2015-04-02 Hewlett-Packard Development Company, L.P. Processing a hybrid flow associated with a service class
US9658858B2 (en) 2013-10-16 2017-05-23 Xilinx, Inc. Multi-threaded low-level startup for system boot efficiency
JP6206097B2 (ja) * 2013-11-01 2017-10-04 富士通株式会社 情報処理装置、起動方法及び起動プログラム
US9239711B1 (en) * 2013-12-31 2016-01-19 Google Inc. Run benchmark or analysis tools against massive repository of archived webpages on machines in the cloud for continuous builds or AD-HOC requests
US10108253B2 (en) 2014-01-30 2018-10-23 Hewlett Packard Enterprise Development Lp Multiple compute nodes
CN104520811B (zh) * 2014-05-09 2017-07-28 华为技术有限公司 优化具有多个中央处理器的计算机的启动时间的系统及方法
EP2962192B1 (en) 2014-05-09 2017-12-06 Huawei Technologies Co., Ltd. System and method thereof to optimize boot time of computers having multiple cpus
CN105100179B (zh) * 2014-05-23 2018-10-19 杭州华为数字技术有限公司 服务器集群系统
US9710381B2 (en) 2014-06-18 2017-07-18 International Business Machines Corporation Method and apparatus for cache memory data processing
CN104298576B (zh) * 2014-09-25 2018-09-04 小米科技有限责任公司 终端测试方法及装置
CN105528199B (zh) * 2014-09-30 2019-04-19 华为技术有限公司 一种节点的处理方法及装置
US10210107B2 (en) 2014-10-29 2019-02-19 Hewlett Packard Enterprise Development Lp Trans-fabric instruction set for a communication fabric
US20160164696A1 (en) * 2014-12-08 2016-06-09 Ebay Inc. Modular internet of things
US10248487B1 (en) * 2015-01-27 2019-04-02 Violin Systems Llc Error recovery for multi-stage simultaneously running tasks
US10528443B2 (en) 2015-01-30 2020-01-07 Samsung Electronics Co., Ltd. Validation of multiprocessor hardware component
US10193826B2 (en) 2015-07-15 2019-01-29 Intel Corporation Shared mesh
TWI554945B (zh) * 2015-08-31 2016-10-21 晨星半導體股份有限公司 例行工作的分配方法及應用其之多核心電腦
CN106708727B (zh) * 2016-08-03 2020-04-28 腾讯科技（深圳）有限公司 一种分布式病毒特征样本验证方法及系统
US10474600B2 (en) * 2017-09-14 2019-11-12 Samsung Electronics Co., Ltd. Heterogeneous accelerator for highly efficient learning systems
WO2019066780A1 (en) * 2017-09-26 2019-04-04 Intel Corporation METHODS AND APPARATUS FOR REDUCING BOOT TIME IN A PROCESSOR AND PROGRAMMABLE LOGIC DEVICE ENVIRONMENT
KR102623918B1 (ko) * 2017-12-25 2024-01-11 인텔 코포레이션 프리-메모리 초기화 멀티스레드 병렬 컴퓨팅 플랫폼
US11042644B2 (en) * 2018-02-01 2021-06-22 Quixant Plc Method and system for security verification in a booting process with a multi-core processor
CN109448777A (zh) * 2018-11-12 2019-03-08 郑州云海信息技术有限公司 一种nvme固态硬盘的测试方法及装置
CN109581925A (zh) * 2018-12-05 2019-04-05 北京和利时系统工程有限公司 一种任务处理方法及装置、计算机可读存储介质
GB201904267D0 (en) * 2019-03-27 2019-05-08 Graphcore Ltd A networked computer with multiple embedded rings
CN113703934B (zh) * 2020-05-22 2024-09-06 腾讯科技（深圳）有限公司 任务处理方法、装置、计算机设备和存储介质
US20200341776A1 (en) * 2020-07-07 2020-10-29 Krishnaprasad H Apparatus for initializing memory using a hardware engine for minimizing boot time
KR102868009B1 (ko) * 2021-12-08 2025-10-13 주식회사 텔레칩스 메모리 테스트 시스템 및 이의 동작 방법
JP7460743B1 (ja) 2022-12-27 2024-04-02 Ｎｅｃプラットフォームズ株式会社 メモリコントローラ及びメモリコントローラ制御方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU5029896A (en) * 1995-03-31 1996-10-16 Intel Corporation Memory testing in a multiple processor computer system
US5768585A (en) * 1995-11-21 1998-06-16 Intel Corporation System and method for synchronizing multiple processors during power-on self testing
US6158000A (en) 1998-09-18 2000-12-05 Compaq Computer Corporation Shared memory initialization method for system having multiple processor capability
US6336185B1 (en) * 1998-09-24 2002-01-01 Phoenix Technologies Ltd. Use of other processors during BIOS boot sequence to minimize boot time
US6766474B2 (en) * 2000-12-21 2004-07-20 Intel Corporation Multi-staged bios-based memory testing
JP3773195B2 (ja) * 2002-10-25 2006-05-10 インターナショナル・ビジネス・マシーンズ・コーポレーション メモリモジュール、情報処理装置、メモリモジュールに関する初期設定方法、並びにプログラム
US7065688B1 (en) 2003-02-19 2006-06-20 Advanced Micro Devices, Inc. Simultaneous multiprocessor memory testing and initialization
US7194660B2 (en) * 2003-06-23 2007-03-20 Newisys, Inc. Multi-processing in a BIOS environment
US7539909B2 (en) * 2003-09-30 2009-05-26 Intel Corporation Distributed memory initialization and test methods and apparatus
US7251744B1 (en) 2004-01-21 2007-07-31 Advanced Micro Devices Inc. Memory check architecture and method for a multiprocessor computer system
US7281127B2 (en) 2004-12-27 2007-10-09 Intel Corporation Concurrent processing of operations in a boot sequence to initialize a storage device including an operating system loader to load
JP4569368B2 (ja) * 2005-04-26 2010-10-27 日本電気株式会社 計算機システム、メモリ初期化方法、および計算機システムのプログラム
US7552290B2 (en) * 2005-08-23 2009-06-23 Advanced Micro Devices, Inc. Method for maintaining atomicity of instruction sequence to access a number of cache lines during proactive synchronization within a computer system
US7526639B2 (en) * 2006-02-13 2009-04-28 International Business Machines Corporation Method to enhance boot time using redundant service processors
US7779244B2 (en) 2006-12-28 2010-08-17 Intel Corporation Multi-socket boot
JP4234766B1 (ja) * 2007-10-31 2009-03-04 株式会社東芝 電子機器およびその制御方法
CN101464813A (zh) * 2007-12-19 2009-06-24 国际商业机器公司 用于多核处理器上的自动工作量分配的系统和方法
JP5068188B2 (ja) * 2008-01-21 2012-11-07 インターナショナル・ビジネス・マシーンズ・コーポレーション メモリのテストを実行する方法、コンピュータ・プログラム、およびシステム
US20090193175A1 (en) 2008-01-28 2009-07-30 Advanced Micro Devices, Inc. Identification of an onboard memory buffer device from a system address
JP5217520B2 (ja) * 2008-03-06 2013-06-19 株式会社リコー 電子機器

Also Published As

Publication number Publication date
WO2011066202A1 (en) 2011-06-03
KR20120112454A (ko) 2012-10-11
CN102648453A (zh) 2012-08-22
US20130042096A1 (en) 2013-02-14
US8566570B2 (en) 2013-10-22
CN102648453B (zh) 2015-11-25
US8307198B2 (en) 2012-11-06
US20110126209A1 (en) 2011-05-26
KR101623892B1 (ko) 2016-05-24
EP2504761A1 (en) 2012-10-03
JP2013512509A (ja) 2013-04-11

Similar Documents

Publication Publication Date Title
JP5646644B2 (ja) 分散型多重コアメモリ初期化
US7065688B1 (en) Simultaneous multiprocessor memory testing and initialization
US11893379B2 (en) Interface and warm reset path for memory device firmware upgrades
US9921949B2 (en) Software testing
JP2009151774A (ja) マルチコア・プロセッサ上での自律型ワークロード分配のための方法、装置、およびシステム
JP2013512509A5 (enExample)
EP4102359A1 (en) Systems, apparatus and methods for rapid peripheral component interconnect express (pcie) system boot
JP2016519816A (ja) コンピューティングノードにおけるエージェント間でのファームウェアの共有
CN115017845B (zh) 用于ip单元级别验证的总线驱动式芯片仿真激励模型
US8626965B2 (en) Using a DMA engine to automatically validate DMA data paths
JP6277279B2 (ja) エミュレーションにおけるパーティショニングおよびプラットフォームのプロトタイピングを用いたダイナミックインターコネクト
US20040236929A1 (en) Logic circuit and program for executing thereon
US8694975B2 (en) Programming system in multi-core environment, and method and program of the same
CN116881929B (zh) 安全防护方法、装置、电子设备以及基板控制器芯片
CN111694787A (zh) 一种芯片启动的方法、网络设备和机器可读存储介质
CN107783817A (zh) 处理器的模拟方法、功能模拟器、性能模拟器和模拟系统
US20150042665A1 (en) Gpgpu systems and services
CN119377029A (zh) 验证系统、事务级建模方法、验证方法以及存储介质
Cvek et al. GNU/Linux and reconfigurable multiprocessor FPGA platform
CN112463244A (zh) 一种cpu启动方法、装置、电子设备及计算机可读存储介质
EP4184315B1 (en) Generation of service-level objective specifications using java annotation
CN120066924B (zh) 一种矩阵矢量处理器的性能验证系统、方法、终端及存储介质
Staroletov Towards Model Checking Linux Interrupts Behavior for SMP Systems
Viktorin et al. Framework for fast prototyping of applications running on reconfigurable system on chip
Patel Automated Verification of Configuration Features for Pre-OS (Firmware)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131122

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20131122

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20131122

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20131224

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140108

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20140403

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20140410

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20140508

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20140515

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140519

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140611

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140905

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20141007

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20141105

R150 Certificate of patent or registration of utility model

Ref document number: 5646644

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250