JP5506828B2 - 繰り返し復号器のための改良ターボ等化方法 - Google Patents
繰り返し復号器のための改良ターボ等化方法 Download PDFInfo
- Publication number
- JP5506828B2 JP5506828B2 JP2011552924A JP2011552924A JP5506828B2 JP 5506828 B2 JP5506828 B2 JP 5506828B2 JP 2011552924 A JP2011552924 A JP 2011552924A JP 2011552924 A JP2011552924 A JP 2011552924A JP 5506828 B2 JP5506828 B2 JP 5506828B2
- Authority
- JP
- Japan
- Prior art keywords
- value
- llr
- decoding
- codeword
- values
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 66
- 239000000872 buffer Substances 0.000 description 37
- 208000011580 syndromic disease Diseases 0.000 description 16
- 238000004891 communication Methods 0.000 description 11
- 239000011159 matrix material Substances 0.000 description 11
- 238000012360 testing method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- 238000012805 post-processing Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 3
- 125000004122 cyclic group Chemical group 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011143 downstream manufacturing Methods 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2957—Turbo codes and decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2948—Iterative decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
- H03M13/3927—Log-Likelihood Ratio [LLR] computation by combination of forward and backward metrics into LLRs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
- H03M13/458—Soft decoding, i.e. using symbol reliability information by updating bit probabilities or hard decisions in an iterative fashion for convergence to a final decoding result
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6331—Error control coding in combination with equalisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6343—Error control coding in combination with techniques for partial response channels, e.g. recording
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Error Detection And Correction (AREA)
Description
本出願は、整理番号08−1057−PRとして2009年3月5日に出願された米国仮出願第61/157,671号の利益を主張し、同出願の教示は、その全体が参照により本明細書に組み込まれる。
特定のLDPC符号は、パリティ検査行列(parity−check matrix)、またはH行列、または単にHとして知られる、1と0とからなる2次元行列によって定義される。Hは、LDPC符号化器および復号器の両方によって、事前に知られている。Hは、N個の列と、N−K個の行とを含み、すなわち、列は符号語の各ビットに対応し、行は各パリティ・ビットに対応する。H内の各1は、その列の符号語ビットとその行のパリティ・ビットの間の関連を表す。例えば、Hの3行7列にある1は、第3のパリティ検査ビットが符号語の第7のビットに関連することを意味する。検査ビットとその検査ビットに関連するすべての変数ビットの値の2を法とする和は、0でなければならない。典型的なLDPC符号の定義特性は、Hが「疎ら」であること、すなわち、Hの要素は、大部分が0であり、相対的に僅かな要素が1であることである。
LDPC復号:信念伝播法
シンドローム検査306または314に合格したことは、ベクトル
完了したプロセス300の実行は、局所的復号セッションとして知られている。
LDPC復号器のビット誤り率(BER)は、復号ビットが誤った値をもつ確率を表す。したがって、例えば、BERが10−9である復号器は、平均して、10億個の復号ビット毎に1個の誤りビットを生成する。LDPC局所的復号セッションのDCCWへの収束の失敗は、復号器のBERに寄与する。
ターボ等化は、NCWを訂正するための後処理方法の一族に関連する。具体的には、ターボ等化は、復号中に復号器によって生成された1つまたは複数の値を取得し、それらの値を元のLLR値と組み合わせて、新しい調整LLR値を生成し、その後、新しい調整LLR値は、復号器への新しい入力となる。
LP2=sign(L1)*b, (8)
によって、改善された調整LLR値LP2を計算し、ここで、改善された調整LLR値LP2は、対応する初期LLR値LCDの符号を有するが、大きさは、先のUSCの個数bに等しい。したがって、例えば、特定の初期LLR値LCDの硬判定が否定的であり、
(1)bはbmax以下である
(2)iはPを法として0に等しくない
(3)iはiSTARTより大きい
がすべて満たされる場合に、制御信号Sとして1を出力する。bmaxは、ターボ等化システムによって許容されるUSCノードの最大個数を表す。bmaxの典型的な値は、16である。iは、与えられた大域的繰り返しの序数である。序数iは、0に初期化され、大域的繰り返しが開始される毎にインクリメントされる。Pは、改善された大域的繰り返しの頻度を表すオペレータ定義の値である。例えば、Pが4である場合、それぞれの標準の大域的繰り返しごとに、改善された大域的繰り返しが3回実行される。iSTARTは、標準の大域的繰り返し方法を使用する最初の大域的繰り返しのオペレータ定義の回数である。例えば、iSTARTが2に設定された場合、最初の2回の大域的繰り返しは、標準の大域的繰り返しである。例えば、P=4かつiSTART=2である場合、大域的繰り返し1、2は、標準の大域的繰り返しであり、大域的繰り返し3は、改善された大域的繰り返しであり、大域的繰り返し4は、標準の大域的繰り返しであり、大域的繰り返し5、6、7は、改善された大域的繰り返しであり、繰り返し8は、標準の大域的繰り返しであり、これ以降も同様に、大域的繰り返し12、16、20、…は、標準の大域的繰り返しであり、他のすべての大域的繰り返しは、改善された大域的繰り返しである。
Claims (10)
- 符号化符号語を復号するための方法であって、
(a)前記符号化符号語に対して、対数尤度比(LLR)値の第1の組を生成するステップであって、各LLR値が硬判定値および信頼値を有する、ステップと、
(b)LLR値の前記第1の組に基づいて、前記符号化符号語に対して復号を実行して、b個の非満足チェック・ノード(USC)を有する復号符号語を生成するステップと、
(c)前記符号化符号語に対して、LLR値の第2の組を生成するステップであって、少なくとも1つのLLR値がUSCの前記個数bに基づいた信頼値を有する、ステップと、
(d)LLR値の前記第2の組に基づいて、前記符号化符号語に対して復号を実行するステップとを具備する方法。 - 前記符号化符号語が、LDPC符号語である、請求項1に記載の方法。
- 前記第2の組の各LLR値が、USCの前記個数bに等しい信頼値を有する、請求項1に記載の方法。
- ステップ(c)およびステップ(d)が、第1のターボ等化方法の単一の繰り返しに対応する、請求項1に記載の方法。
- 前記第1のターボ等化方法の1つまたは複数の追加の繰り返しをさらに具備する、請求項4に記載の方法。
- ステップ(a)およびステップ(b)が、第2のターボ等化方法の単一の繰り返しに対応し、前記第1の組内の前記LLR値の前記信頼値が、前記符号化符号語のいかなる先行する復号からのUSCの前記個数bに基づかない、請求項4に記載の方法。
- (1)前記符号化符号語に対して、LLR値の第3の組を生成するステップであって、前記信頼値のいずれもが、前記符号化符号語のいかなる先行する復号からのUSCの前記個数bに基づかない、ステップと、
(2)LLR値の前記第3の組に基づいて、前記符号化符号語に対して復号を実行するステップと、
を含む第2のターボ等化方法の1つまたは複数の繰り返しをさらに具備する、請求項4に記載の方法。 - 前記方法が、前記第1のターボ等化方法の繰り返しの第1の組を前記第2のターボ等化方法の繰り返しの第2の組とインタリーブするステップを具備し、
第1の組の各々が、前記第1のターボ等化方法の1つまたは複数の繰り返しを含み、
第2の組の各々が、前記第2のターボ等化方法の1つまたは複数の繰り返しを含む、
請求項7に記載の方法。 - ステップ(c)が、
(c1)USCの前記個数bを指定された閾値と比較するステップと、
(c2)USCの前記個数bが前記指定された閾値よりも大きくない場合、USCの前記個数bに基づいた信頼値を有するように前記少なくとも1つのLLR値を生成するステップと、
を含む、請求項1に記載の方法。 - 符号化符号語を復号するための装置であって、
(a)前記符号化符号語に対して、対数尤度比(LLR)値の1つまたは複数の組を生成する手段であって、各LLR値が硬判定値および信頼値を有する、手段と、
(b)LLR値の前記1つまたは複数の組の1つに基づいて、前記符号化符号語に対して復号を実行する手段とを備え、
前記手段(a)は、前記符号化符号語に対して、LLR値の第1の組を生成するように適合され、
前記手段(b)は、b個の非満足チェック・ノード(USC)を有する復号符号語を生成するために、LLR値の前記第1の組に基づいて、前記符号化符号語に対して復号を実行するように適合され、
前記手段(a)は、前記符号化符号語に対して、LLR値の第2の組を生成するように適合され、少なくとも1つのLLR値がUSCの前記個数bに基づいた信頼値を有し、
前記手段(b)は、LLR値の前記第2の組に基づいて、前記符号化符号語に対して復号を実行するように適合される、装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15767109P | 2009-03-05 | 2009-03-05 | |
US61/157,671 | 2009-03-05 | ||
PCT/US2009/039279 WO2010101578A1 (en) | 2009-03-05 | 2009-04-02 | Improved turbo-equalization methods for iterative decoders |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012520009A JP2012520009A (ja) | 2012-08-30 |
JP5506828B2 true JP5506828B2 (ja) | 2014-05-28 |
Family
ID=42709940
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011552924A Expired - Fee Related JP5506828B2 (ja) | 2009-03-05 | 2009-04-02 | 繰り返し復号器のための改良ターボ等化方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US8291299B2 (ja) |
EP (1) | EP2340507A4 (ja) |
JP (1) | JP5506828B2 (ja) |
KR (1) | KR101473046B1 (ja) |
CN (1) | CN101903890B (ja) |
TW (1) | TWI473439B (ja) |
WO (1) | WO2010101578A1 (ja) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8935601B1 (en) | 2008-12-03 | 2015-01-13 | Marvell International Ltd. | Post-processing methodologies in decoding LDPC codes |
US8418019B2 (en) | 2010-04-19 | 2013-04-09 | Lsi Corporation | Systems and methods for dynamic scaling in a data decoding system |
DE102010044458A1 (de) * | 2010-09-06 | 2012-03-08 | Technische Universität Dortmund | Verfahren und System zur Schätzung einer originalen Informationssequenz |
US8804260B2 (en) | 2010-09-13 | 2014-08-12 | Lsi Corporation | Systems and methods for inter-track interference compensation |
US8989252B1 (en) * | 2011-01-19 | 2015-03-24 | Marvell International Ltd. | Methods and apparatus for power efficient iterative equalization |
US8854753B2 (en) | 2011-03-17 | 2014-10-07 | Lsi Corporation | Systems and methods for auto scaling in a data processing system |
US8693120B2 (en) | 2011-03-17 | 2014-04-08 | Lsi Corporation | Systems and methods for sample averaging in data processing |
US8887034B2 (en) | 2011-04-15 | 2014-11-11 | Lsi Corporation | Systems and methods for short media defect detection |
US8611033B2 (en) * | 2011-04-15 | 2013-12-17 | Lsi Corporation | Systems and methods for selective decoder input data processing |
US8560929B2 (en) | 2011-06-24 | 2013-10-15 | Lsi Corporation | Systems and methods for non-binary decoding |
US8879182B2 (en) | 2011-07-19 | 2014-11-04 | Lsi Corporation | Storage media inter-track interference cancellation |
US8830613B2 (en) | 2011-07-19 | 2014-09-09 | Lsi Corporation | Storage media inter-track interference cancellation |
US8539328B2 (en) | 2011-08-19 | 2013-09-17 | Lsi Corporation | Systems and methods for noise injection driven parameter selection |
US8854754B2 (en) | 2011-08-19 | 2014-10-07 | Lsi Corporation | Systems and methods for local iteration adjustment |
US9026572B2 (en) | 2011-08-29 | 2015-05-05 | Lsi Corporation | Systems and methods for anti-causal noise predictive filtering in a data channel |
US8661324B2 (en) | 2011-09-08 | 2014-02-25 | Lsi Corporation | Systems and methods for non-binary decoding biasing control |
US8850276B2 (en) | 2011-09-22 | 2014-09-30 | Lsi Corporation | Systems and methods for efficient data shuffling in a data processing system |
US8479086B2 (en) | 2011-10-03 | 2013-07-02 | Lsi Corporation | Systems and methods for efficient parameter modification |
US8862960B2 (en) | 2011-10-10 | 2014-10-14 | Lsi Corporation | Systems and methods for parity shared data encoding |
US8527858B2 (en) | 2011-10-28 | 2013-09-03 | Lsi Corporation | Systems and methods for selective decode algorithm modification |
US8768990B2 (en) | 2011-11-11 | 2014-07-01 | Lsi Corporation | Reconfigurable cyclic shifter arrangement |
US8731115B2 (en) | 2012-03-08 | 2014-05-20 | Lsi Corporation | Systems and methods for data processing including pre-equalizer noise suppression |
US8781033B2 (en) | 2012-06-26 | 2014-07-15 | Lsi Corporation | Apparatus and method for breaking trapping sets |
RU2012135285A (ru) * | 2012-08-16 | 2014-02-27 | ЭлЭсАй Корпорейшн | Ускоритель для средства проектирования и моделирования канала считывания записи |
US9112531B2 (en) | 2012-10-15 | 2015-08-18 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for enhanced local iteration randomization in a data decoder |
RU2012146685A (ru) | 2012-11-01 | 2014-05-10 | ЭлЭсАй Корпорейшн | База данных наборов-ловушек для декодера на основе разреженного контроля четности |
US9009557B2 (en) | 2013-01-21 | 2015-04-14 | Lsi Corporation | Systems and methods for reusing a layered decoder to yield a non-layered result |
US8862959B1 (en) | 2013-01-23 | 2014-10-14 | Apple Inc. | Sign equalization in iterative decoding of sparse graph codes |
US8885276B2 (en) | 2013-02-14 | 2014-11-11 | Lsi Corporation | Systems and methods for shared layer data decoding |
US8930792B2 (en) | 2013-02-14 | 2015-01-06 | Lsi Corporation | Systems and methods for distributed low density parity check decoding |
US9214959B2 (en) | 2013-02-19 | 2015-12-15 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for skip layer data decoding |
US9281843B2 (en) | 2013-03-22 | 2016-03-08 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for reduced constraint code data processing |
US9274889B2 (en) | 2013-05-29 | 2016-03-01 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for data processing using global iteration result reuse |
US8959414B2 (en) | 2013-06-13 | 2015-02-17 | Lsi Corporation | Systems and methods for hybrid layer data decoding |
US8917466B1 (en) | 2013-07-17 | 2014-12-23 | Lsi Corporation | Systems and methods for governing in-flight data sets in a data processing system |
US8817404B1 (en) | 2013-07-18 | 2014-08-26 | Lsi Corporation | Systems and methods for data processing control |
US9196299B2 (en) | 2013-08-23 | 2015-11-24 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for enhanced data encoding and decoding |
US8908307B1 (en) | 2013-08-23 | 2014-12-09 | Lsi Corporation | Systems and methods for hard disk drive region based data encoding |
US9047882B2 (en) * | 2013-08-30 | 2015-06-02 | Lsi Corporation | Systems and methods for multi-level encoding and decoding |
US9298720B2 (en) | 2013-09-17 | 2016-03-29 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for fragmented data recovery |
US9219503B2 (en) | 2013-10-16 | 2015-12-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for multi-algorithm concatenation encoding and decoding |
US9323606B2 (en) | 2013-11-21 | 2016-04-26 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for FAID follower decoding |
RU2014104571A (ru) | 2014-02-10 | 2015-08-20 | ЭлЭсАй Корпорейшн | Системы и способы для эффективного с точки зрения площади кодирования данных |
KR102194136B1 (ko) * | 2014-03-12 | 2020-12-22 | 삼성전자주식회사 | 비이진 ldpc 부호를 이용한 이동 통신 시스템에서 오류 정정 장치 및 방법 |
US9564922B1 (en) * | 2014-03-19 | 2017-02-07 | Microsemi Storage Solutions (U.S.), Inc. | Error correction code decoder with stochastic floor mitigation |
US9378765B2 (en) | 2014-04-03 | 2016-06-28 | Seagate Technology Llc | Systems and methods for differential message scaling in a decoding process |
KR102285940B1 (ko) | 2015-05-29 | 2021-08-05 | 에스케이하이닉스 주식회사 | 데이터 처리 회로, 데이터 처리 회로를 포함하는 데이터 저장 장치 및 그것의 동작 방법 |
US11611359B2 (en) * | 2015-05-29 | 2023-03-21 | SK Hynix Inc. | Data storage device |
EP3151434A1 (en) * | 2015-10-01 | 2017-04-05 | Mitsubishi Electric R&D Centre Europe B.V. | Method for demodulating received symbols using a turbo-demodulation scheme comprising an iterative channel equalization and wherein an iterative channel decoder is used in the turbo-demodulation scheme |
US9793924B1 (en) | 2015-12-04 | 2017-10-17 | Microsemi Solutions (U.S.), Inc. | Method and system for estimating an expectation of forward error correction decoder convergence |
US10164656B2 (en) | 2016-03-30 | 2018-12-25 | Silicon Motion Inc. | Bit flipping algorithm for providing soft information during hard decision hard decoding |
US10997017B2 (en) | 2018-05-03 | 2021-05-04 | SK Hynix Inc. | Neighbor assisted correction error recovery for memory system and method thereof |
US10872013B2 (en) * | 2019-03-15 | 2020-12-22 | Toshiba Memory Corporation | Non volatile memory controller device and method for adjustment |
WO2023055676A1 (en) | 2021-09-28 | 2023-04-06 | Microchip Technology Inc. | Ldpc decoding with trapped-block management |
Family Cites Families (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6307901B1 (en) * | 2000-04-24 | 2001-10-23 | Motorola, Inc. | Turbo decoder with decision feedback equalization |
US6888897B1 (en) | 2000-04-27 | 2005-05-03 | Marvell International Ltd. | Multi-mode iterative detector |
JP2002111512A (ja) | 2000-09-29 | 2002-04-12 | Sony Corp | 復号装置及び方法、並びにデータ受信装置及び方法 |
US6950977B2 (en) | 2001-03-15 | 2005-09-27 | 3G.Com, Inc. | Mechanism for turbo decoding when CRC for partial blocks is provided |
NO316488B1 (no) | 2002-04-26 | 2004-01-26 | Kongsberg Defence Comm As | Fremgangsmåte og apparat for mottak av digitale kommunikasjonssignaler |
US7093180B2 (en) * | 2002-06-28 | 2006-08-15 | Interdigital Technology Corporation | Fast H-ARQ acknowledgement generation method using a stopping rule for turbo decoding |
WO2004079563A1 (en) | 2003-02-26 | 2004-09-16 | Flarion Technologies, Inc. | Soft information scaling for iterative decoding |
US20070234178A1 (en) | 2003-02-26 | 2007-10-04 | Qualcomm Incorporated | Soft information scaling for interactive decoding |
US7340671B2 (en) | 2003-10-10 | 2008-03-04 | Regents Of The University Of California | Decoding low density parity codes |
US7237181B2 (en) | 2003-12-22 | 2007-06-26 | Qualcomm Incorporated | Methods and apparatus for reducing error floors in message passing decoders |
DE602004014814D1 (de) * | 2003-12-22 | 2008-08-14 | Koninkl Philips Electronics Nv | Siso-decoder mit subblockverarbeitung und auf subblock basierendem stoppkriterium |
DE60316616T2 (de) | 2003-12-30 | 2008-07-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Verfahren und system zur berechnung der bitfehlerrate eines empfangenen signals |
US20050193320A1 (en) * | 2004-02-09 | 2005-09-01 | President And Fellows Of Harvard College | Methods and apparatus for improving performance of information coding schemes |
US7383484B2 (en) * | 2004-03-12 | 2008-06-03 | Seagate Technology Llc | Cyclic redundancy check based message passing in turbo product code decoding |
WO2005096509A1 (en) * | 2004-03-31 | 2005-10-13 | Intel Corporation | Multi-threshold message passing decoding of low-density parity check codes |
GB2414638A (en) | 2004-05-26 | 2005-11-30 | Tandberg Television Asa | Decoding a concatenated convolutional-encoded and block encoded signal |
US20050283707A1 (en) | 2004-06-22 | 2005-12-22 | Eran Sharon | LDPC decoder for decoding a low-density parity check (LDPC) codewords |
US7181676B2 (en) | 2004-07-19 | 2007-02-20 | Texas Instruments Incorporated | Layered decoding approach for low density parity check (LDPC) codes |
US7760880B2 (en) | 2004-10-13 | 2010-07-20 | Viasat, Inc. | Decoder architecture system and method |
US8359513B2 (en) | 2005-01-19 | 2013-01-22 | Intel Corporation | Data communications methods and apparatus |
EP1717959A1 (en) * | 2005-04-29 | 2006-11-02 | STMicroelectronics N.V. | Method and device for controlling the decoding of a LDPC encoded codeword, in particular for DVB-S2 LDPC encoded codewords |
US7577891B2 (en) | 2005-05-27 | 2009-08-18 | Aquantia Corporation | Method and apparatus for extending decoding time in an iterative decoder using input codeword pipelining |
US7802172B2 (en) | 2005-06-20 | 2010-09-21 | Stmicroelectronics, Inc. | Variable-rate low-density parity check codes with constant blocklength |
US20060285852A1 (en) * | 2005-06-21 | 2006-12-21 | Wenze Xi | Integrated maximum a posteriori (MAP) and turbo product coding for optical communications systems |
US7739558B1 (en) | 2005-06-22 | 2010-06-15 | Aquantia Corporation | Method and apparatus for rectifying errors in the presence of known trapping sets in iterative decoders and expedited bit error rate testing |
US7725800B2 (en) | 2005-08-05 | 2010-05-25 | Hitachi Global Stroage Technologies Netherlands, B.V. | Decoding techniques for correcting errors using soft information |
US8867336B2 (en) | 2005-09-28 | 2014-10-21 | Qualcomm Incorporated | System for early detection of decoding errors |
US20070089016A1 (en) | 2005-10-18 | 2007-04-19 | Nokia Corporation | Block serial pipelined layered decoding architecture for structured low-density parity-check (LDPC) codes |
US7844877B2 (en) | 2005-11-15 | 2010-11-30 | Ramot At Tel Aviv University Ltd. | Method and device for multi phase error-correction |
US7602838B2 (en) * | 2005-12-22 | 2009-10-13 | Telefonaktiebolaget Lm Ericsson (Publ) | Linear turbo equalization using despread values |
FI20055715A0 (fi) * | 2005-12-30 | 2005-12-30 | Nokia Corp | Turboekvalisointimenettely |
US7752523B1 (en) | 2006-02-13 | 2010-07-06 | Marvell International Ltd. | Reduced-complexity decoding of parity check codes |
US7805642B1 (en) | 2006-02-17 | 2010-09-28 | Aquantia Corporation | Low power iterative decoder using input data pipelining and voltage scaling |
US7941737B2 (en) | 2006-04-19 | 2011-05-10 | Tata Consultancy Services Limited | Low density parity check code decoder |
US7941726B2 (en) | 2006-06-30 | 2011-05-10 | Microsoft Corporation | Low dimensional spectral concentration codes and direct list decoding |
US7580469B2 (en) | 2006-07-06 | 2009-08-25 | Provigent Ltd | Communication link control using iterative code metrics |
US7895500B2 (en) | 2006-07-28 | 2011-02-22 | Via Telecom Co., Ltd. | Systems and methods for reduced complexity LDPC decoding |
FR2905209B1 (fr) * | 2006-08-24 | 2008-10-31 | St Microelectronics Sa | Procede et dispositif de decodage de blocs encodes avec un code ldpc |
US7644339B2 (en) | 2006-10-02 | 2010-01-05 | Broadcom Corporation | Overlapping sub-matrix based LDPC (low density parity check) decoder |
US7979775B2 (en) * | 2006-10-30 | 2011-07-12 | Motorola Mobility, Inc. | Turbo interference suppression in communication systems |
FR2909499B1 (fr) | 2006-12-01 | 2009-01-16 | Commissariat Energie Atomique | Procede et dispositif de decodage pour codes ldpc, et appareil de communication comprenant un tel dispositif |
WO2008076214A2 (en) | 2006-12-14 | 2008-06-26 | Regents Of The University Of Minnesota | Error detection and correction using error pattern correcting codes |
US7949931B2 (en) | 2007-01-02 | 2011-05-24 | International Business Machines Corporation | Systems and methods for error detection in a memory system |
US8117515B2 (en) * | 2007-03-23 | 2012-02-14 | Sizhen Yang | Methodology and apparatus for soft-information detection and LDPC decoding on an ISI channel |
US7904793B2 (en) | 2007-03-29 | 2011-03-08 | Sandisk Corporation | Method for decoding data in non-volatile storage using reliability metrics based on multiple reads |
US8359522B2 (en) | 2007-05-01 | 2013-01-22 | Texas A&M University System | Low density parity check decoder for regular LDPC codes |
US8151171B2 (en) | 2007-05-07 | 2012-04-03 | Broadcom Corporation | Operational parameter adaptable LDPC (low density parity check) decoder |
US8127209B1 (en) | 2007-07-30 | 2012-02-28 | Marvell International Ltd. | QC-LDPC decoder with list-syndrome decoding |
US8140948B2 (en) * | 2007-09-24 | 2012-03-20 | Nec Laboratories America, Inc. | Efficient low complexity high throughput LDPC decoding method and optimization |
US8020070B2 (en) | 2007-12-05 | 2011-09-13 | Aquantia Corporation | Trapping set decoding for transmission frames |
US8156409B2 (en) | 2008-02-29 | 2012-04-10 | Seagate Technology Llc | Selectively applied hybrid min-sum approximation for constraint node updates of LDPC decoders |
US8161357B2 (en) * | 2008-03-17 | 2012-04-17 | Agere Systems Inc. | Systems and methods for using intrinsic data for regenerating data from a defective medium |
US8245104B2 (en) | 2008-05-02 | 2012-08-14 | Lsi Corporation | Systems and methods for queue based data detection and decoding |
US20090319860A1 (en) | 2008-06-23 | 2009-12-24 | Ramot At Tel Aviv University Ltd. | Overcoming ldpc trapping sets by decoder reset |
US8392692B2 (en) | 2008-08-15 | 2013-03-05 | Lsi Corporation | Determining index values for bits of binary vector by processing masked sub-vector index values |
KR101418467B1 (ko) | 2008-08-15 | 2014-07-10 | 엘에스아이 코포레이션 | 니어 코드워드들의 ram 리스트-디코딩 |
-
2009
- 2009-04-02 WO PCT/US2009/039279 patent/WO2010101578A1/en active Application Filing
- 2009-04-02 EP EP09805985A patent/EP2340507A4/en not_active Ceased
- 2009-04-02 US US12/524,418 patent/US8291299B2/en active Active
- 2009-04-02 JP JP2011552924A patent/JP5506828B2/ja not_active Expired - Fee Related
- 2009-04-02 CN CN200980100343.2A patent/CN101903890B/zh not_active Expired - Fee Related
- 2009-04-02 KR KR1020107022706A patent/KR101473046B1/ko active IP Right Grant
-
2010
- 2010-02-26 TW TW99105732A patent/TWI473439B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CN101903890B (zh) | 2015-05-20 |
EP2340507A1 (en) | 2011-07-06 |
US8291299B2 (en) | 2012-10-16 |
JP2012520009A (ja) | 2012-08-30 |
EP2340507A4 (en) | 2012-05-30 |
CN101903890A (zh) | 2010-12-01 |
KR101473046B1 (ko) | 2014-12-15 |
TW201126918A (en) | 2011-08-01 |
KR20110133410A (ko) | 2011-12-12 |
TWI473439B (zh) | 2015-02-11 |
WO2010101578A1 (en) | 2010-09-10 |
US20110311002A1 (en) | 2011-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5506828B2 (ja) | 繰り返し復号器のための改良ターボ等化方法 | |
JP5432367B2 (ja) | 書込み検証を使用した符号のエラーフロア軽減 | |
US8499226B2 (en) | Multi-mode layered decoding | |
US8448039B2 (en) | Error-floor mitigation of LDPC codes using targeted bit adjustments | |
US20090249165A1 (en) | Event Cleanup Processing For Improving The Performance Of Sequence-Based Decoders | |
US7331012B2 (en) | System and method for iterative decoding of Reed-Muller codes | |
US8640010B2 (en) | Decoding apparatus and decoding method | |
Zimmermann et al. | Reduced complexity LDPC decoding using forced convergence | |
JP2008257842A (ja) | データ記憶装置及びデータ誤り訂正方法 | |
Bhatia et al. | Polar codes for magnetic recording channels | |
US8898539B2 (en) | Correcting errors in miscorrected codewords using list decoding | |
Lee et al. | An iterative soft-decision decoding algorithm for Reed-Solomon codes | |
JP2009225325A (ja) | 復号方法および復号装置、並びにプログラム | |
Hung et al. | A New High-Performance and Low-Complexity Turbo-LDPC Code | |
CN118740172A (zh) | 基于移位修剪度量值的ss-scl译码算法 | |
Huang et al. | Product codes and parallel concatenated product codes | |
Yushan et al. | A high reliability error control technique for deep space exploration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20120713 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130627 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130702 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131029 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140218 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140318 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5506828 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |