JP5496916B2 - 周辺装置モジュールレジスタアクセス方法及び装置 - Google Patents

周辺装置モジュールレジスタアクセス方法及び装置 Download PDF

Info

Publication number
JP5496916B2
JP5496916B2 JP2010546807A JP2010546807A JP5496916B2 JP 5496916 B2 JP5496916 B2 JP 5496916B2 JP 2010546807 A JP2010546807 A JP 2010546807A JP 2010546807 A JP2010546807 A JP 2010546807A JP 5496916 B2 JP5496916 B2 JP 5496916B2
Authority
JP
Japan
Prior art keywords
data
address
bus
bit
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010546807A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011512599A5 (enExample
JP2011512599A (ja
Inventor
シー． サーセロ，ジョセフ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2011512599A publication Critical patent/JP2011512599A/ja
Publication of JP2011512599A5 publication Critical patent/JP2011512599A5/ja
Application granted granted Critical
Publication of JP5496916B2 publication Critical patent/JP5496916B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP2010546807A 2008-02-15 2009-01-16 周辺装置モジュールレジスタアクセス方法及び装置 Expired - Fee Related JP5496916B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/032,286 US8977790B2 (en) 2008-02-15 2008-02-15 Peripheral module register access methods and apparatus
US12/032,286 2008-02-15
PCT/US2009/031200 WO2009102529A1 (en) 2008-02-15 2009-01-16 Peripheral module register access methods and apparatus

Publications (3)

Publication Number Publication Date
JP2011512599A JP2011512599A (ja) 2011-04-21
JP2011512599A5 JP2011512599A5 (enExample) 2012-03-01
JP5496916B2 true JP5496916B2 (ja) 2014-05-21

Family

ID=40956157

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010546807A Expired - Fee Related JP5496916B2 (ja) 2008-02-15 2009-01-16 周辺装置モジュールレジスタアクセス方法及び装置

Country Status (5)

Country Link
US (1) US8977790B2 (enExample)
JP (1) JP5496916B2 (enExample)
CN (1) CN101933005B (enExample)
TW (1) TWI484407B (enExample)
WO (1) WO2009102529A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2328075A4 (en) * 2008-09-10 2011-12-07 Renesas Electronics Corp INFORMATION PROCESSING DEVICE
US9069555B2 (en) 2011-03-21 2015-06-30 Intel Corporation Managing power consumption in a multi-core processor
JP6029433B2 (ja) * 2012-11-26 2016-11-24 ルネサスエレクトロニクス株式会社 マイコン
CN103885850B (zh) * 2013-03-01 2016-12-28 上海富欣智能交通控制有限公司 存储器在线检查系统及方法
US9395990B2 (en) * 2013-06-28 2016-07-19 Intel Corporation Mode dependent partial width load to wider register processors, methods, and systems
CN104794092A (zh) * 2014-01-22 2015-07-22 比亚迪股份有限公司 总线逻辑管理系统和方法
US10628373B2 (en) * 2015-12-01 2020-04-21 Marvell International Ltd. Systems and methods for transmitting an access request via a flexible register access bus
US10817587B2 (en) 2017-02-28 2020-10-27 Texas Instruments Incorporated Reconfigurable matrix multiplier system and method
US11086967B2 (en) 2017-03-01 2021-08-10 Texas Instruments Incorporated Implementing fundamental computational primitives using a matrix multiplication accelerator (MMA)
US10503582B2 (en) * 2017-03-06 2019-12-10 Tttech Auto Ag Method and computer system for fault tolerant data integrity verification of safety-related data
CN107562658B (zh) * 2017-09-06 2024-05-28 北京世通凌讯科技有限公司 Cpu取指系统及取指方法
JP2019101446A (ja) * 2017-11-28 2019-06-24 ルネサスエレクトロニクス株式会社 半導体装置及びそれを備えた半導体システム
CN109547355B (zh) * 2018-10-17 2022-05-06 中国电子科技集团公司第四十一研究所 一种基于万兆以太网口接收机的存储解析装置及方法
CN109726057B (zh) * 2018-11-19 2022-07-22 浙江众合科技股份有限公司 一种cpu安全系统并行总线故障实时动态检测方法
WO2020118713A1 (zh) * 2018-12-14 2020-06-18 深圳市汇顶科技股份有限公司 位宽匹配电路、数据写入装置、数据读出装置和电子设备
US20200201562A1 (en) * 2018-12-20 2020-06-25 Nanya Technology Corporation Memory device, memory system and method of reading from memory device
CN110322979B (zh) * 2019-07-25 2024-01-30 美核电气（济南）股份有限公司 基于fpga的核电站数字控制计算机系统核心处理单元
CN110457254B (zh) * 2019-08-14 2021-08-24 飞依诺科技(苏州)有限公司 提高超声设备接口传输利用率的方法及系统
CN111459546B (zh) * 2020-03-30 2023-04-18 芯来智融半导体科技(上海)有限公司 一种实现操作数位宽可变的装置及方法
US11288215B2 (en) * 2020-08-28 2022-03-29 Juniper Networks, Inc. Mapped register access by microcontrollers
CN113238974A (zh) * 2021-05-19 2021-08-10 青岛信芯微电子科技股份有限公司 一种总线带宽效率统计方法、装置、和设备及介质
CN115061806B (zh) * 2022-07-22 2025-07-25 山东云海国创云计算装备产业创新中心有限公司 一种基于数据聚合的任务派发方法、装置、设备及介质
CN115563920A (zh) * 2022-09-23 2023-01-03 山东云海国创云计算装备产业创新中心有限公司 Fpga综合过程中的ram映射前处理方法和系统
CN117640783B (zh) * 2024-01-25 2024-04-09 富瀚微电子(成都)有限公司 一种数据传输方法、系统、电子设备以及可读介质

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6111873A (ja) 1984-06-28 1986-01-20 Kokusai Electric Co Ltd １６ビツトマイクロプロセツサによる８ビツトおよび１６ビツトの各周辺装置へのアクセス方法
JPH02123447A (ja) 1988-10-12 1990-05-10 Advanced Micro Devicds Inc 入力／出力制御器およびそのデータ転送方法
US5511229A (en) * 1991-09-13 1996-04-23 Matsushita Electric Industrial Co., Ltd. Data processing system having a switching network connecting multiple peripheral devices using data paths capable of different data bus widths
JPH05204837A (ja) 1991-09-13 1993-08-13 Matsushita Electric Ind Co Ltd 情報処理装置
JPH05120211A (ja) 1991-10-28 1993-05-18 Matsushita Electric Ind Co Ltd データバス幅制御装置
TW406229B (en) * 1997-11-06 2000-09-21 Hitachi Ltd Data process system and microcomputer
JPH11212903A (ja) 1997-11-06 1999-08-06 Hitachi Ltd データ処理システム、周辺装置及びマイクロコンピュータ
US6401156B1 (en) * 1999-08-23 2002-06-04 Advanced Micro Devices, Inc. Flexible PC/AT-compatible microcontroller
US20060143252A1 (en) * 2000-03-09 2006-06-29 Pkware, Inc. System and method for manipulating and managing computer archive files
US6816921B2 (en) * 2000-09-08 2004-11-09 Texas Instruments Incorporated Micro-controller direct memory access (DMA) operation with adjustable word size transfers and address alignment/incrementing
US6593774B2 (en) * 2001-12-07 2003-07-15 Highpoint Technologies, Inc. CMOS-interfaceable ECL integrated circuit with tri-state and adjustable amplitude outputs
JP2003223412A (ja) * 2002-01-30 2003-08-08 Oki Electric Ind Co Ltd 半導体集積回路
US7823161B2 (en) * 2004-01-29 2010-10-26 Klingman Edwin E Intelligent memory device with variable size task architecture
TWI285825B (en) * 2004-06-18 2007-08-21 Ambric Inc Hardware register on a chip, method of implementing a protocol register, machine-accessible medium embodying a data interface protocol or a software object, data pipeline element, data pipeline device, join element, fork element, data interface device...
KR20080002419A (ko) 2006-06-30 2008-01-04 엠텍비젼 주식회사 ｎ비트의 ＣＰＵ 및 이를 이용한 데이터 버스트 리드 방법

Also Published As

Publication number Publication date
CN101933005B (zh) 2016-09-21
US20090210590A1 (en) 2009-08-20
CN101933005A (zh) 2010-12-29
TW200941341A (en) 2009-10-01
TWI484407B (zh) 2015-05-11
JP2011512599A (ja) 2011-04-21
WO2009102529A1 (en) 2009-08-20
US8977790B2 (en) 2015-03-10

Similar Documents

Publication Publication Date Title
JP5496916B2 (ja) 周辺装置モジュールレジスタアクセス方法及び装置
JP5292406B2 (ja) 半導体集積回路装置
US8006114B2 (en) Software programmable timing architecture
JP4226085B2 (ja) マイクロプロセッサ及びマルチプロセッサシステム
US20200293429A1 (en) Semiconductor Apparatus and Debug System
JP2008059565A (ja) バーストメモリアクセスを制御するメモリインターフェース装置及びその制御方法
JP6143841B2 (ja) コンテキストスイッチを伴うマイクロコントローラ
CN109558076A (zh) 一种可配置的虚拟spi-flash
JP2002342256A (ja) データプロセッサ及びデータテーブルの更新方法
JPH07271705A (ja) データプロセッサ及びこれを用いたトレース回路
US8819378B2 (en) Data processing apparatus and method for performing memory transactions within such a data processing apparatus
JP3740321B2 (ja) データ処理装置
US12039294B2 (en) Device and method for handling programming language function
CN100405296C (zh) 扩展串行引导代码量的方法
JP2007048019A (ja) エミュレーション方法、エミュレータ、コンピュータ組込型デバイスおよびエミュレータ用プログラム
Zhang et al. Study on universal bus interface based on sequence configuration
WO2020175074A1 (ja) 中央演算処理装置
Added 31.2 Signal Descriptions
JP2003216421A (ja) データ処理装置
Dandamudi Overview of Computer Organization
Flash et al. 32-bit AVR Microcontroller
JPH10207704A (ja) マイクロコンピュータのプログラム変更装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120113

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120113

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130524

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130604

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130903

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140204

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140305

R150 Certificate of patent or registration of utility model

Ref document number: 5496916

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees