JP5484898B2 - フリップチップ・パッケージ信頼性を向上させるためのダイ・レベルの金属密度勾配に関する集積回路の製造方法 - Google Patents
フリップチップ・パッケージ信頼性を向上させるためのダイ・レベルの金属密度勾配に関する集積回路の製造方法 Download PDFInfo
- Publication number
- JP5484898B2 JP5484898B2 JP2009513348A JP2009513348A JP5484898B2 JP 5484898 B2 JP5484898 B2 JP 5484898B2 JP 2009513348 A JP2009513348 A JP 2009513348A JP 2009513348 A JP2009513348 A JP 2009513348A JP 5484898 B2 JP5484898 B2 JP 5484898B2
- Authority
- JP
- Japan
- Prior art keywords
- metal
- stress region
- concentration
- metal concentration
- wiring layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000002184 metal Substances 0.000 title claims description 587
- 229910052751 metal Inorganic materials 0.000 title claims description 587
- 238000000034 method Methods 0.000 title claims description 54
- 238000004519 manufacturing process Methods 0.000 title claims description 38
- 238000013459 approach Methods 0.000 claims description 76
- 238000004513 sizing Methods 0.000 claims description 72
- 238000013461 design Methods 0.000 claims description 48
- 238000010276 construction Methods 0.000 claims description 12
- 239000010410 layer Substances 0.000 description 178
- 230000008569 process Effects 0.000 description 20
- 239000004065 semiconductor Substances 0.000 description 18
- 230000008901 benefit Effects 0.000 description 9
- 239000000463 material Substances 0.000 description 8
- 238000002161 passivation Methods 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 238000004364 calculation method Methods 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 238000012804 iterative process Methods 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 239000010953 base metal Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000005728 strengthening Methods 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
- H01L2224/05027—Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13006—Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/13076—Plural core members being mutually engaged together, e.g. through inserts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13171—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13181—Tantalum [Ta] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13184—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
当然のことながら、説明を簡潔と明瞭にするために、図面に例示した要素は、必ずしも一定の比率で描かれてはいない。たとえば明瞭さと理解を助長と改善するために、いくつかの要素の寸法が他の要素に対して誇張される場合がある。更に、適切であると考えられる場合、対応する要素または類似の要素を示すために、参照数字を図面の中で繰返する。
Claims (7)
- 集積回路の製造方法であって、前記製造方法は、
前記集積回路の設計を提供する回路設計ステップであって、前記設計は第1金属配線層と金属バンプ位置の設計を有し、前記金属バンプ位置は前記集積回路の上面に存在することと、
前記第1金属配線層内に第1応力領域を画定することであって、前記第1応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第1応力領域には第1金属濃度が要求されることと、
前記第1金属配線層内に第2応力領域を画定することであって、前記第2応力領域は前記第1応力領域に隣接し、前記第2応力領域は前記金属バンプ位置の下方には存在せず、前記第2応力領域には第2金属濃度が要求され、前記第2金属濃度は前記第1金属濃度よりも小さいことと、
前記第1応力領域と前記第2応力領域において前記第1金属配線層内の金属を増加させることによって、前記第1応力領域において前記第1金属濃度を実現し、且つ前記第2応力領域において前記第2金属濃度を実現し、よって前記集積回路を構築する回路構築ステップと
を含み、
前記製造方法は更に、
前記集積回路の第1ゾーンと第2ゾーンを画定することであって、前記第1応力領域と前記第2応力領域は前記第1ゾーン内に存在することと、
前記第2ゾーン内と前記第1金属配線層内において第3応力領域を画定することであって、前記第3応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第3応力領域には第3金属濃度が要求され、前記第3金属濃度は前記第1金属濃度よりも小さいことと、
前記第1金属配線層内に第4応力領域を画定することであって、前記第4応力領域は前記第3応力領域に隣接し、前記第4応力領域は前記金属バンプ位置の下方には存在せず、前記第4応力領域には第4金属濃度が要求され、前記第4金属濃度は前記第2金属濃度よりも小さいことと
を含み、
前記回路構築ステップは更に、前記第3応力領域と前記第4応力領域において前記第1
金属配線層内の金属を増加させることによって、前記第3応力領域において前記第3金属濃度を実現し、且つ前記第4応力領域において前記第4金属濃度を実現し、
前記回路設計ステップにおいて、
前記第1ゾーンには、前記集積回路のコーナ部分が含まれ、
前記第2ゾーンには、前記集積回路の内部部分が含まれ、
前記製造方法は更に、
第1金属濃度案を、前記第1応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第1金属濃度案が前記第1金属濃度よりも小さい場合、前記第1金属濃度を実現するために更なるサイジング・アプローチを用いて前記第1金属配線層に金属を加えることと、
第2金属濃度案を、前記第2応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第2金属濃度案が前記第2金属濃度よりも小さい場合、前記第2金属濃度を実現するために更なるサイジング・アプローチを用いて前記第2応力領域において前記第1金属配線層に金属を加えることと、
第3金属濃度案を、前記第3応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第3金属濃度案が前記第3金属濃度よりも小さい場合、前記第3金属濃度を実現するために更なるサイジング・アプローチを用いて前記第3応力領域において前記第1金属配線層に金属を加えることと、
第4金属濃度案を、前記第4応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第4金属濃度案が前記第4金属濃度よりも小さい場合、前記第4金属濃度を実現するために更なるサイジング・アプローチを用いて前記第4応力領域において前記第1金属配線層に金属を加えることと
を含み、
前記サイジング・アプローチは、所定パターンの金属線を前記集積回路の金属配線層に画定された特定の領域に挿入し、前記特定の領域における金属密度を増やす方法である、製造方法。 - 集積回路の製造方法であって、前記製造方法は、
前記集積回路の設計を提供する回路設計ステップであって、前記設計は第1金属配線層と金属バンプ位置の設計を有し、前記金属バンプ位置は前記集積回路の上面に存在することと、
前記第1金属配線層内に第1応力領域を画定することであって、前記第1応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第1応力領域には第1金属濃度が要求されることと、
前記第1金属配線層内に第2応力領域を画定することであって、前記第2応力領域は前記第1応力領域に隣接し、前記第2応力領域は前記金属バンプ位置の下方には存在せず、前記第2応力領域には第2金属濃度が要求され、前記第2金属濃度は前記第1金属濃度よりも小さいことと、
前記第1応力領域と前記第2応力領域において前記第1金属配線層内の金属を増加させることによって、前記第1応力領域において前記第1金属濃度を実現し、且つ前記第2応力領域において前記第2金属濃度を実現し、よって前記集積回路を構築する回路構築ステップと
を含み、
前記製造方法は更に、
前記集積回路の第1ゾーンと第2ゾーンを画定することであって、前記第1応力領域と前記第2応力領域は前記第1ゾーン内に存在することと、
前記第2ゾーン内と前記第1金属配線層内において第3応力領域を画定することであって、前記第3応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第3応力領域には第3金属濃度が要求され、前記第3金属濃度は前記第1金属濃度よりも小さいことと、
前記第1金属配線層内に第4応力領域を画定することであって、前記第4応力領域は前記第3応力領域に隣接し、前記第4応力領域は前記金属バンプ位置の下方には存在せず、前記第4応力領域には第4金属濃度が要求され、前記第4金属濃度は前記第2金属濃度よりも小さいことと
を含み、
前記回路構築ステップは更に、前記第3応力領域と前記第4応力領域において前記第1金属配線層内の金属を増加させることによって、前記第3応力領域において前記第3金属濃度を実現し、且つ前記第4応力領域において前記第4金属濃度を実現し、
前記回路設計ステップにおいて、
前記第1ゾーンには、前記集積回路の境界部分が含まれ、
前記第2ゾーンには、前記集積回路の内部部分が含まれ、
前記製造方法は更に、
第1金属濃度案を、前記第1応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第1金属濃度案が前記第1金属濃度よりも小さい場合、前記第1金属濃度を実現するために更なるサイジング・アプローチを用いて前記第1金属配線層に金属を加えることと、
第2金属濃度案を、前記第2応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第2金属濃度案が前記第2金属濃度よりも小さい場合、前記第2金属濃度を実現するために更なるサイジング・アプローチを用いて前記第2応力領域において前記第1金属配線層に金属を加えることと、
第3金属濃度案を、前記第3応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第3金属濃度案が前記第3金属濃度よりも小さい場合、前記第3金属濃度を実現するために更なるサイジング・アプローチを用いて前記第3応力領域において前記第1金属配線層に金属を加えることと、
第4金属濃度案を、前記第4応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第4金属濃度案が前記第4金属濃度よりも小さい場合、前記第4金属濃度を実現するために更なるサイジング・アプローチを用いて前記第4応力領域において前記第1金属配線層に金属を加えることと
を含み、
前記サイジング・アプローチは、所定パターンの金属線を前記集積回路の金属配線層に画定された特定の領域に挿入し、前記特定の領域における金属密度を増やす方法である、製造方法。 - 集積回路の製造方法であって、前記製造方法は、
前記集積回路の設計を提供する回路設計ステップであって、前記設計は第1金属配線層と金属バンプ位置の設計を有し、前記金属バンプ位置は前記集積回路の上面に存在することと、
前記第1金属配線層内に第1応力領域を画定することであって、前記第1応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第1応力領域には第1金属濃度が要求されることと、
前記第1金属配線層内に第2応力領域を画定することであって、前記第2応力領域は前記第1応力領域に隣接し、前記第2応力領域は前記金属バンプ位置の下方には存在せず、前記第2応力領域には第2金属濃度が要求され、前記第2金属濃度は前記第1金属濃度よりも小さいことと、
前記第1応力領域と前記第2応力領域において前記第1金属配線層内の金属を増加させることによって、前記第1応力領域において前記第1金属濃度を実現し、且つ前記第2応力領域において前記第2金属濃度を実現し、よって前記集積回路を構築する回路構築ステップと
を含み、
前記製造方法は更に、
前記集積回路の第1ゾーンと第2ゾーンを画定することであって、前記第1応力領域と前記第2応力領域は前記第1ゾーン内に存在することと、
前記第2ゾーン内と前記第1金属配線層内において第3応力領域を画定することであって、前記第3応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第3応力領域には第3金属濃度が要求され、前記第3金属濃度は前記第1金属濃度よりも小さいことと、
前記第1金属配線層内に第4応力領域を画定することであって、前記第4応力領域は前記第3応力領域に隣接し、前記第4応力領域は前記金属バンプ位置の下方には存在せず、前記第4応力領域には第4金属濃度が要求され、前記第4金属濃度は前記第2金属濃度よりも小さいことと
を含み、
前記回路構築ステップは更に、前記第3応力領域と前記第4応力領域において前記第1金属配線層内の金属を増加させることによって、前記第3応力領域において前記第3金属濃度を実現し、且つ前記第4応力領域において前記第4金属濃度を実現し、
前記製造方法は更に、
前記集積回路の第3ゾーンを画定することと、
前記第3ゾーン内と前記第1金属配線層内において第5応力領域を画定することであって、前記第5応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第5応力領域には第5金属濃度が要求され、前記第5金属濃度は前記第3金属濃度よりも小さいことと、
前記第1金属配線層内に第6応力領域を画定することであって、前記第6応力領域は前記第5応力領域に隣接し、前記第6応力領域は前記金属バンプ位置の下方には存在せず、前記第6応力領域には第6金属濃度が要求され、前記第6金属濃度は前記第4金属濃度よりも小さいことと
を含み、
前記回路構築ステップは更に、前記第5応力領域と前記第6応力領域において前記第1金属配線層内の金属を増加させることによって、前記第5応力領域において前記第5金属濃度を実現するとともに、前記第6応力領域において前記第6金属濃度を実現し、
前記回路設計ステップにおいて、
前記第1ゾーンには、前記集積回路のコーナ部分が含まれ、
前記第2ゾーンには、前記集積回路のコーナ部分には存在しない境界部分が含まれ、
前記第3ゾーンには、前記集積回路の内部部分が含まれ、
前記製造方法は更に、
第1金属濃度案を、前記第1応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第1金属濃度案が前記第1金属濃度よりも小さい場合、前記第1金属濃度を実現するために更なるサイジング・アプローチを用いて前記第1金属配線層に金属を加えることと、
第2金属濃度案を、前記第2応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第2金属濃度案が前記第2金属濃度よりも小さい場合、前記第2金属濃度を実現するために更なるサイジング・アプローチを用いて前記第2応力領域において前記第1金属配線層に金属を加えることと、
第3金属濃度案を、前記第3応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第3金属濃度案が前記第3金属濃度よりも小さい場合、前記第3金属濃度を実現するために更なるサイジング・アプローチを用いて前記第3応力領域において前記第1金属配線層に金属を加えることと、
第4金属濃度案を、前記第4応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第4金属濃度案が前記第4金属濃度よりも小さい場合、前記第4金属濃度を実現するために更なるサイジング・アプローチを用いて前記第4応力領域において前記第1金属配線層に金属を加えることと
第5金属濃度案を、前記第5応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第5金属濃度案が前記第5金属濃度よりも小さい場合、前記第5金属濃度を実現するために更なるサイジング・アプローチを用いて前記第5応力領域において前記第1金属配線層に金属を加えることと、
第6金属濃度案を、前記第6応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第6金属濃度案が前記第6金属濃度よりも小さい場合、前記第6金属濃度を実現するために更なるサイジング・アプローチを用いて前記第6応力領域において前記第1金属配線層に金属を加えることと
を含み、
前記サイジング・アプローチは、所定パターンの金属線を前記集積回路の金属配線層に画定された特定の領域に挿入し、前記特定の領域における金属密度を増やす方法である、製造方法。 - 集積回路の製造方法であって、前記製造方法は、
前記集積回路の設計を提供する回路設計ステップであって、前記設計は第1金属配線層と金属バンプ位置の設計を有し、前記金属バンプ位置は前記集積回路の上面に存在することと、
前記第1金属配線層内に第1応力領域を画定することであって、前記第1応力領域は前記金属バンプ位置の下方に存在する部分を有し、前記第1応力領域には第1金属濃度が要求されることと、
前記第1金属配線層内に第2応力領域を画定することであって、前記第2応力領域は前記第1応力領域に隣接し、前記第2応力領域は前記金属バンプ位置の下方には存在せず、前記第2応力領域には第2金属濃度が要求され、前記第2金属濃度は前記第1金属濃度よりも小さいことと、
前記第1応力領域と前記第2応力領域において前記第1金属配線層内の金属を増加させることによって、前記第1応力領域において前記第1金属濃度を実現し、且つ前記第2応力領域において前記第2金属濃度を実現し、よって前記集積回路を構築する回路構築ステップと
を含み、
前記回路設計ステップは更に、第2金属配線層の設計を含み、前記第2金属配線層は前記第1金属配線層よりも更に前記上面の下方に存在し、
前記製造方法は更に、
第3応力領域を画定することであって、前記第3応力領域は第2金属配線層内に存在し、前記第3応力領域は前記第1応力領域に位置合わせされ、前記第3応力領域には第3金属濃度が要求され、前記第3金属濃度は前記第1金属濃度よりも小さいことと、
第4応力領域を画定することであって、前記第4応力領域は前記第2金属配線層内に存在し、前記第4応力領域は前記第2応力領域に位置合わせされ、前記第4応力領域には第4金属濃度が要求され、前記第4金属濃度は前記第2金属濃度よりも小さいことと
を含み、
前記回路構築ステップは、前記第3応力領域と前記第4応力領域において前記第2金属配線層内の金属を増加させることによって、前記第3応力領域において前記第3金属濃度を実現し、且つ前記第4応力領域において前記第4金属濃度を実現し、
前記製造方法は更に、
第1金属濃度案を、前記第1応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第1金属濃度案が前記第1金属濃度よりも小さい場合、前記第1金属濃度を実現す
るために更なるサイジング・アプローチを用いて前記第1金属配線層に金属を加えることと、
第2金属濃度案を、前記第2応力領域において前記第1金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第2金属濃度案が前記第2金属濃度よりも小さい場合、前記第2金属濃度を実現するために更なるサイジング・アプローチを用いて前記第2応力領域において前記第1金属配線層に金属を加えることと、
第3金属濃度案を、前記第3応力領域において前記第2金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第3金属濃度案が前記第3金属濃度よりも小さい場合、前記第3金属濃度を実現するために更なるサイジング・アプローチを用いて前記第3応力領域において前記第2金属配線層に金属を加えることと、
第4金属濃度案を、前記第4応力領域において前記第2金属配線層に金属を加えるサイジング・アプローチに基づき計算することと、
前記第4金属濃度案が前記第4金属濃度よりも小さい場合、前記第4金属濃度を実現するために更なるサイジング・アプローチを用いて前記第4応力領域において前記第2金属配線層に金属を加えることと
を含み、
前記サイジング・アプローチは、所定パターンの金属線を前記集積回路の金属配線層に画定された特定の領域に挿入し、前記特定の領域における金属密度を増やす方法である、製造方法。 - 前記回路設計ステップにおいて、
前記集積回路は更に複数の金属配線層を含み、これら金属配線層は前記第1金属配線層よりも更に前記上面から遠く、且つ前記第2金属配線層よりも更に前記上面に近い、
請求項4記載の製造方法。 - それぞれ前記更なるサイジング・アプローチは、前記金属の配向の方向を、それぞれ金属濃度案を計算するための前記サイジング・アプローチに対して変更することを含む、
請求項1〜5何れか一項記載の製造方法。 - それぞれ金属濃度案を計算するための前記サイジング・アプローチは、それぞれ第1幅の複数の金属ストリップを加えることを含み、
それぞれ前記更なるサイジング・アプローチは、前記第1幅とは異なるそれぞれ第2幅の複数の金属ストリップを加えることを含む、
請求項1〜5何れか一項記載の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/445,657 US7276435B1 (en) | 2006-06-02 | 2006-06-02 | Die level metal density gradient for improved flip chip package reliability |
US11/445,657 | 2006-06-02 | ||
PCT/US2007/065617 WO2007143269A1 (en) | 2006-06-02 | 2007-03-30 | Die level metal density gradient for improved flip chip package reliability |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009540544A JP2009540544A (ja) | 2009-11-19 |
JP5484898B2 true JP5484898B2 (ja) | 2014-05-07 |
Family
ID=38535761
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009513348A Active JP5484898B2 (ja) | 2006-06-02 | 2007-03-30 | フリップチップ・パッケージ信頼性を向上させるためのダイ・レベルの金属密度勾配に関する集積回路の製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7276435B1 (ja) |
JP (1) | JP5484898B2 (ja) |
KR (1) | KR101376086B1 (ja) |
CN (1) | CN101461054B (ja) |
TW (1) | TWI476843B (ja) |
WO (1) | WO2007143269A1 (ja) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080132053A1 (en) * | 2006-12-01 | 2008-06-05 | Promos Technologies Inc. | Method for Preparing an Intergrated Circuits Device Having a Reinforcement Structure |
JP2009170459A (ja) * | 2008-01-10 | 2009-07-30 | Panasonic Corp | 半導体集積回路装置の設計方法、設計装置および半導体集積回路装置 |
US7439170B1 (en) * | 2008-03-07 | 2008-10-21 | International Business Machines Corporation | Design structure for final via designs for chip stress reduction |
US8115320B2 (en) * | 2008-05-29 | 2012-02-14 | United Microelectronics Corp. | Bond pad structure located over active circuit structure |
US8643149B2 (en) * | 2009-03-03 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress barrier structures for semiconductor chips |
US8198133B2 (en) * | 2009-07-13 | 2012-06-12 | International Business Machines Corporation | Structures and methods to improve lead-free C4 interconnect reliability |
US8227926B2 (en) * | 2009-10-23 | 2012-07-24 | Ati Technologies Ulc | Routing layer for mitigating stress in a semiconductor die |
US8299632B2 (en) * | 2009-10-23 | 2012-10-30 | Ati Technologies Ulc | Routing layer for mitigating stress in a semiconductor die |
US8261229B2 (en) * | 2010-01-29 | 2012-09-04 | Xilinx, Inc. | Method and apparatus for interconnect layout in an integrated circuit |
US8434041B2 (en) * | 2011-01-10 | 2013-04-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Increasing dielectric strength by optimizing dummy metal distribution |
US8703507B1 (en) * | 2012-09-28 | 2014-04-22 | Freescale Semiconductor, Inc. | Method and apparatus to improve reliability of vias |
US8765546B1 (en) | 2013-06-24 | 2014-07-01 | United Microelectronics Corp. | Method for fabricating fin-shaped field-effect transistor |
US8978003B1 (en) * | 2013-09-27 | 2015-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making semiconductor device and a control system for performing the same |
US9552964B2 (en) * | 2014-06-20 | 2017-01-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating an integrated circuit with a pattern density-outlier-treatment for optimized pattern density uniformity |
US9594867B2 (en) * | 2014-10-30 | 2017-03-14 | Synopsys, Inc. | DRC-based hotspot detection considering edge tolerance and incomplete specification |
US9659882B2 (en) * | 2015-01-20 | 2017-05-23 | Sandisk Technologies Llc | System, method and apparatus to relieve stresses in a semiconductor die caused by uneven internal metallization layers |
US10566300B2 (en) * | 2018-01-22 | 2020-02-18 | Globalfoundries Inc. | Bond pads with surrounding fill lines |
TWI717155B (zh) | 2019-12-17 | 2021-01-21 | 財團法人工業技術研究院 | 晶片封裝結構 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08293523A (ja) * | 1995-02-21 | 1996-11-05 | Seiko Epson Corp | 半導体装置およびその製造方法 |
JP3482779B2 (ja) * | 1996-08-20 | 2004-01-06 | セイコーエプソン株式会社 | 半導体装置およびその製造方法 |
US6087732A (en) | 1998-09-28 | 2000-07-11 | Lucent Technologies, Inc. | Bond pad for a flip-chip package |
US6037668A (en) | 1998-11-13 | 2000-03-14 | Motorola, Inc. | Integrated circuit having a support structure |
US6020647A (en) * | 1998-12-18 | 2000-02-01 | Vlsi Technology, Inc. | Composite metallization structures for improved post bonding reliability |
US6373717B1 (en) * | 1999-07-02 | 2002-04-16 | International Business Machines Corporation | Electronic package with high density interconnect layer |
US6586839B2 (en) | 2000-08-31 | 2003-07-01 | Texas Instruments Incorporated | Approach to structurally reinforcing the mechanical performance of silicon level interconnect layers |
KR100368115B1 (ko) * | 2001-01-26 | 2003-01-15 | 삼성전자 주식회사 | 반도체 소자의 본딩 패드 구조 및 그 제조방법 |
JP2003347512A (ja) * | 2002-05-27 | 2003-12-05 | Fujitsu Ltd | 半導体装置及びその製造方法 |
US7329563B2 (en) * | 2002-09-03 | 2008-02-12 | Industrial Technology Research Institute | Method for fabrication of wafer level package incorporating dual compliant layers |
US7026225B1 (en) * | 2003-09-09 | 2006-04-11 | Advanced Micro Devices, Inc. | Semiconductor component and method for precluding stress-induced void formation in the semiconductor component |
US6960835B2 (en) * | 2003-10-30 | 2005-11-01 | Infineon Technologies Ag | Stress-relief layer for semiconductor applications |
US7081679B2 (en) * | 2003-12-10 | 2006-07-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for reinforcing a bond pad on a chip |
KR100529616B1 (ko) * | 2003-12-24 | 2005-11-17 | 동부아남반도체 주식회사 | 반도체 소자의 웰-분리 특성 평가용 테스트 패턴 및 그제작 방법 |
US7005321B2 (en) * | 2004-03-31 | 2006-02-28 | Intel Corporation | Stress-compensation layers in contact arrays, and processes of making same |
JP2006013455A (ja) * | 2004-05-27 | 2006-01-12 | Canon Inc | 多層プリント配線板及び多層プリント回路板 |
-
2006
- 2006-06-02 US US11/445,657 patent/US7276435B1/en active Active
-
2007
- 2007-03-30 CN CN2007800204172A patent/CN101461054B/zh active Active
- 2007-03-30 KR KR1020087029534A patent/KR101376086B1/ko active IP Right Grant
- 2007-03-30 JP JP2009513348A patent/JP5484898B2/ja active Active
- 2007-03-30 WO PCT/US2007/065617 patent/WO2007143269A1/en active Application Filing
- 2007-04-04 TW TW096112138A patent/TWI476843B/zh active
Also Published As
Publication number | Publication date |
---|---|
CN101461054A (zh) | 2009-06-17 |
KR20090023596A (ko) | 2009-03-05 |
TWI476843B (zh) | 2015-03-11 |
TW200809992A (en) | 2008-02-16 |
US7276435B1 (en) | 2007-10-02 |
CN101461054B (zh) | 2012-03-14 |
JP2009540544A (ja) | 2009-11-19 |
WO2007143269A1 (en) | 2007-12-13 |
KR101376086B1 (ko) | 2014-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5484898B2 (ja) | フリップチップ・パッケージ信頼性を向上させるためのダイ・レベルの金属密度勾配に関する集積回路の製造方法 | |
CN109698175B (zh) | 半导体结构及其制造方法 | |
US7626268B2 (en) | Support structures for semiconductor devices | |
US9425096B2 (en) | Air gap between tungsten metal lines for interconnects with reduced RC delay | |
US8860185B2 (en) | Crack-arresting structure for through-silicon vias | |
US11410948B2 (en) | Semiconductor structure and manufacturing method thereof | |
US7067902B2 (en) | Building metal pillars in a chip for structure support | |
CN110660685A (zh) | 制作集成电路的方法 | |
CN110047911B (zh) | 一种半导体晶圆、键合结构及其键合方法 | |
TWI515839B (zh) | 積體電路結構及中介層的設計方法 | |
WO2020039574A1 (ja) | 半導体装置およびその製造方法 | |
US11616028B2 (en) | Semiconductor devices having crack-inhibiting structures | |
TWI574349B (zh) | 加厚之應力緩衝及功率分配層 | |
US20080237806A1 (en) | Through-electrode and semiconductor device | |
US8786088B2 (en) | Semiconductor device including ultra low-K (ULK) metallization stacks with reduced chip-package interaction | |
TWI843076B (zh) | 半導體裝置及其製造方法 | |
US10340229B2 (en) | Semiconductor device with superior crack resistivity in the metallization system | |
US8642456B2 (en) | Implementing semiconductor signal-capable capacitors with deep trench and TSV technologies | |
US9252199B2 (en) | Integrated inductor and integrated inductor fabricating method | |
US20220139841A1 (en) | Semiconductor wafer and method for fabricating the same | |
US20230025412A1 (en) | Semiconductor structures and methods for manufacturing the same | |
CN117525021A (zh) | 半导体封装 | |
TW201635430A (zh) | 半導體封裝結構及其製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100325 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20111215 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120110 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20120229 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120410 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130122 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130412 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140128 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140219 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5484898 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |