JP5027515B2 - 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置 - Google Patents

任意のアルゴリズムを並列計算するための再構成可能な論理回路装置 Download PDF

Info

Publication number
JP5027515B2
JP5027515B2 JP2006552599A JP2006552599A JP5027515B2 JP 5027515 B2 JP5027515 B2 JP 5027515B2 JP 2006552599 A JP2006552599 A JP 2006552599A JP 2006552599 A JP2006552599 A JP 2006552599A JP 5027515 B2 JP5027515 B2 JP 5027515B2
Authority
JP
Japan
Prior art keywords
stage
output
logic
basic structure
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006552599A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007522571A5 (https=
JP2007522571A (ja
Inventor
ヴィーガント、クリスチアン
ジーメルス、クリスチアン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JP2007522571A publication Critical patent/JP2007522571A/ja
Publication of JP2007522571A5 publication Critical patent/JP2007522571A5/ja
Application granted granted Critical
Publication of JP5027515B2 publication Critical patent/JP5027515B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
JP2006552599A 2004-02-13 2005-02-07 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置 Expired - Fee Related JP5027515B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102004007232 2004-02-13
DE102004007232.9 2004-02-13
PCT/EP2005/050500 WO2005078599A1 (de) 2004-02-13 2005-02-07 Rekonfigurierbares schaltwerk zur parallelen berechung beliebiger algorithmen

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011241298A Division JP2012074051A (ja) 2004-02-13 2011-11-02 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置

Publications (3)

Publication Number Publication Date
JP2007522571A JP2007522571A (ja) 2007-08-09
JP2007522571A5 JP2007522571A5 (https=) 2012-01-05
JP5027515B2 true JP5027515B2 (ja) 2012-09-19

Family

ID=34832667

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2006552599A Expired - Fee Related JP5027515B2 (ja) 2004-02-13 2005-02-07 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置
JP2011241298A Pending JP2012074051A (ja) 2004-02-13 2011-11-02 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2011241298A Pending JP2012074051A (ja) 2004-02-13 2011-11-02 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置

Country Status (5)

Country Link
US (1) US7352205B2 (https=)
JP (2) JP5027515B2 (https=)
CN (1) CN100388264C (https=)
DE (1) DE102005005073B4 (https=)
WO (1) WO2005078599A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7509479B2 (en) * 2004-09-16 2009-03-24 Siemens Aktiengesellschaft Reconfigurable global cellular automaton with RAM blocks coupled to input and output feedback crossbar switches receiving clock counter value from sequence control unit
US7801835B2 (en) * 2005-06-15 2010-09-21 International Business Machines Corporation Method for constructing autonomic advisors and learning procedural knowledge from scored examples
CN101325559B (zh) * 2008-07-28 2010-08-18 腾讯科技（深圳）有限公司 一种推荐游戏房间的方法、系统和游戏服务器
KR101274115B1 (ko) * 2009-10-06 2013-06-13 한국전자통신연구원 스크램블 장치 및 이의 동작 방법
US11275568B2 (en) 2019-01-14 2022-03-15 Microsoft Technology Licensing, Llc Generating a synchronous digital circuit from a source code construct defining a function call
US11106437B2 (en) * 2019-01-14 2021-08-31 Microsoft Technology Licensing, Llc Lookup table optimization for programming languages that target synchronous digital circuits
US11093682B2 (en) 2019-01-14 2021-08-17 Microsoft Technology Licensing, Llc Language and compiler that generate synchronous digital circuits that maintain thread execution order
US11144286B2 (en) 2019-01-14 2021-10-12 Microsoft Technology Licensing, Llc Generating synchronous digital circuits from source code constructs that map to circuit implementations
US11113176B2 (en) 2019-01-14 2021-09-07 Microsoft Technology Licensing, Llc Generating a debugging network for a synchronous digital circuit during compilation of program source code
US11923009B2 (en) 2022-06-15 2024-03-05 Hewlett Packard Enterprise Development Lp Compact K-SAT verification with TCAMS

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3948494B2 (ja) * 1995-04-28 2007-07-25 ザイリンクス，インコーポレイテッド プログラム可能論理装置によってアクセス可能な分散レジスタを有するマイクロプロセサ
US6247036B1 (en) * 1996-01-22 2001-06-12 Infinite Technology Corp. Processor with reconfigurable arithmetic data path
DE19843640A1 (de) 1998-09-23 2000-03-30 Siemens Ag Verfahren zum Konfigurieren eines konfigurierbaren Hardware-Blocks
JP4285877B2 (ja) * 1999-02-23 2009-06-24 株式会社リコー 動的再構成計算のためのメタアドレス指定アーキテクチャ及び動的再構成計算のためのメタアドレス指定方法
JP4558879B2 (ja) * 2000-02-15 2010-10-06 富士通株式会社 テーブルを用いたデータ処理装置および処理システム
JP2002026721A (ja) * 2000-07-10 2002-01-25 Fuji Xerox Co Ltd 情報処理装置
CA2458199A1 (en) * 2001-08-16 2003-02-27 Pact Xpp Technologies Ag Method for the translation of programs for reconfigurable architectures
DE10347975B4 (de) 2002-10-24 2008-10-09 Siemens Ag Einrichtung der programmierbaren Logik
JP4011007B2 (ja) * 2003-01-15 2007-11-21 三洋電機株式会社 リコンフィギュラブル回路を備えた集積回路装置および処理装置
DE102004044976A1 (de) * 2004-09-16 2006-03-30 Siemens Ag Rechnereinrichtung mit rekonfigurierbarer Architektur

Also Published As

Publication number Publication date
WO2005078599A1 (de) 2005-08-25
JP2012074051A (ja) 2012-04-12
US7352205B2 (en) 2008-04-01
US20070171101A1 (en) 2007-07-26
CN1918560A (zh) 2007-02-21
JP2007522571A (ja) 2007-08-09
CN100388264C (zh) 2008-05-14
DE102005005073B4 (de) 2009-05-07
DE102005005073A1 (de) 2005-09-08

Similar Documents

Publication Publication Date Title
JP2012074051A (ja) 任意のアルゴリズムを並列計算するための再構成可能な論理回路装置
US20250322204A1 (en) Methods and devices for programming a state machine engine
KR101551045B1 (ko) 요소 이용을 위한 상태 그룹화
US20210158163A1 (en) Methods and systems for power management in a pattern recognition processing system
CN107609644B (zh) 用于状态机中的数据分析的方法及系统
EP2891053B1 (en) Results generation for state machine engines
CN107548488B (zh) 具有dsp引擎及增强上下文切换能力的中央处理单元
Ullah et al. DURE: An energy-and resource-efficient TCAM architecture for FPGAs with dynamic updates
TWI784845B (zh) 對可重配置處理器之資料流功能卸載
CN101751980A (zh) 基于存储器知识产权核的嵌入式可编程存储器
CN102508803A (zh) 一种矩阵转置存储控制器
JP2007522571A5 (https=)
CN110324204B (zh) 一种在fpga中实现的高速正则表达式匹配引擎及方法
US11580055B2 (en) Devices for time division multiplexing of state machine engine signals
US7509479B2 (en) Reconfigurable global cellular automaton with RAM blocks coupled to input and output feedback crossbar switches receiving clock counter value from sequence control unit
JP4468452B2 (ja) グローバルセルオートマトンを組み込むためのリコンフィギュアラブルなアーキテクチャをもつコンピュータ装置
Wiegand et al. Definition of a configurable architecture for implementation of global cellular automaton
Bunyk et al. Design of an RSFQ microprocessor
Fujioka et al. Configuration memory size reduction of a dynamically reconfigurable processor based on a register-transfer-level packet data transfer scheme
Li et al. CNM-MNPO: A Compute-Near-Memory FPGA architecture with a mesh NoC placement optimization
JPH113209A (ja) 動的な資源利用機能を備えたデータ処理システム
Li et al. FPSpike: A Fully Parallel and Reconfigurable Architecture for Accelerating Spiking Neural Networks With Structured Sparsity
ES2697693B2 (es) Nucleo ip, arquitectura que comprende un nucleo ip y procedimiento de diseno de un nucleo ip
CN116361226A (zh) 一种可重构计算访存架构及方法、电子设备

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080205

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080205

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100511

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100730

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20100730

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100806

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100910

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100917

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101008

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20101018

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101111

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110705

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111102

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20111102

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20111220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120410

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120416

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120502

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120529

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120622

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150629

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees