JP5025360B2 - Solder pre-coated substrate - Google Patents

Solder pre-coated substrate Download PDF

Info

Publication number
JP5025360B2
JP5025360B2 JP2007186861A JP2007186861A JP5025360B2 JP 5025360 B2 JP5025360 B2 JP 5025360B2 JP 2007186861 A JP2007186861 A JP 2007186861A JP 2007186861 A JP2007186861 A JP 2007186861A JP 5025360 B2 JP5025360 B2 JP 5025360B2
Authority
JP
Japan
Prior art keywords
frame
shaped pattern
pattern
solder
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007186861A
Other languages
Japanese (ja)
Other versions
JP2009026858A (en
Inventor
清 石田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2007186861A priority Critical patent/JP5025360B2/en
Publication of JP2009026858A publication Critical patent/JP2009026858A/en
Application granted granted Critical
Publication of JP5025360B2 publication Critical patent/JP5025360B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、半導体素子等の電子部品を搭載するはんだプリコート基板のパターン形状に関する。   The present invention relates to a pattern shape of a solder precoat substrate on which electronic components such as semiconductor elements are mounted.

従来、IC、LSI等の半導体集積回路素子、半導体レーザ(LD)、発光ダイオード(LED)等の光半導体素子は、これらの電子部品を収納するためのパッケージ内に気密封止され、各種電子機器の部品として用いられる。このようなパッケージの形態の一つとして、半導体素子を搭載するはんだプリコート基板と、蓋体である中空キャップ部品(LID)から構成されるものがある。はんだプリコート基板は、酸化アルミニウム質焼結体等のセラミックからなり、その上面に半導体素子を搭載するための素子搭載部を有している。この素子搭載部を取り囲むように形成された四角枠状のパターン上に、予めソルダペースト等を用いてはんだ層が設けられている。   Conventionally, semiconductor integrated circuit elements such as IC and LSI, and optical semiconductor elements such as a semiconductor laser (LD) and a light emitting diode (LED) are hermetically sealed in a package for housing these electronic components, and various electronic devices. Used as a part of One form of such a package includes a solder precoat substrate on which a semiconductor element is mounted and a hollow cap component (LID) that is a lid. The solder precoat substrate is made of a ceramic such as an aluminum oxide sintered body and has an element mounting portion for mounting a semiconductor element on the upper surface thereof. A solder layer is provided in advance using a solder paste or the like on a square frame-like pattern formed so as to surround the element mounting portion.

はんだプリコート基板を用いたパッケージにおいては、一般に、素子搭載部に半導体素子を搭載し、素子の電極と基板の配線導体を電気的に接続した後、LIDを枠状パターンのはんだ層上面に熱圧着し、はんだをリフローさせてLIDを基板に固着させる工程が行われる。この時、枠状パターンのパターン幅にばらつきがあると、はんだ層の高さばらつきが生じ、気密封止の信頼性が低下する。このような問題に対処するため、特許文献1では、枠状パターンの各角部を円弧状に形成することで全周にわたって枠状パターンの幅を一定とし、はんだ層の高さばらつきを抑制している。
特開2005−340444号公報
In a package using a solder pre-coated substrate, generally, a semiconductor element is mounted on the element mounting portion, the electrode of the element is electrically connected to the wiring conductor of the substrate, and then the LID is thermocompression bonded to the upper surface of the solder layer of the frame pattern Then, a step of reflowing the solder to fix the LID to the substrate is performed. At this time, if there is a variation in the pattern width of the frame-like pattern, the height of the solder layer varies, and the reliability of hermetic sealing is lowered. In order to cope with such a problem, in Patent Document 1, by forming each corner of the frame-shaped pattern in an arc shape, the width of the frame-shaped pattern is made constant over the entire circumference and the height variation of the solder layer is suppressed. ing.
JP 2005-340444 A

このように、はんだプリコート基板を用いたパッケージにおいては、枠状パターンのパターン幅にばらつきがあると、枠状パターン上に形成されるはんだ層の高さばらつきが生じ、気密封止の信頼性が低下するという問題があった。特許文献1の構成は、1つの素子搭載部を1つの枠状パターンが取り囲む場合には有効であるが、複数の素子搭載部を有し、それぞれを囲む枠状パターンの形状が複雑になってくると、特許文献1の構成のみでは対処することが難しい。   As described above, in a package using a solder precoat substrate, if the pattern width of the frame-shaped pattern varies, the height of the solder layer formed on the frame-shaped pattern varies, and the reliability of hermetic sealing is improved. There was a problem of lowering. The configuration of Patent Document 1 is effective when one frame mounting pattern surrounds one element mounting portion, but it has a plurality of device mounting portions, and the shape of the frame pattern surrounding each element becomes complicated. Then, it is difficult to deal with the configuration of Patent Document 1 alone.

例えば、隣り合う複数の素子搭載部を有し、それぞれの枠状パターンが互いに隣接する略平行な辺部の一部を共有することにより、この共有辺部とそれぞれの枠状パターンの辺部が分岐する三又部が形成されている場合には、三又部のパターン幅が他の辺部のパターン幅よりも大きくなり、三又部のはんだ層の高さが部分的に極端に高くなってしまうという問題が生じる。   For example, by having a plurality of adjacent element mounting portions, each frame-shaped pattern shares a part of the substantially parallel side portions adjacent to each other, so that this shared side portion and each frame-shaped pattern side portion are If a branched trifurcated part is formed, the pattern width of the trifurcated part will be larger than the pattern width of the other side parts, and the height of the solder layer of the trifurcated part will become extremely high partially. Problem arises.

本発明は、上記のような問題点を解決するためになされたもので、隣り合う複数の素子搭載部を有するはんだプリコート基板において、高さばらつきの少ないはんだ層を形成し、蓋体との気密封止の信頼性に優れたはんだプリコート基板を提供することを目的とする。   The present invention has been made to solve the above-described problems. In a solder pre-coated substrate having a plurality of adjacent element mounting portions, a solder layer having a small height variation is formed, and the air gap between the lid and the lid is reduced. An object of the present invention is to provide a solder precoat substrate having excellent hermetic sealing reliability.

本発明によるはんだプリコート基板は、基板上に、隣り合う第1及び第2の素子搭載部と、第1及び第2の素子搭載部をそれぞれ取り囲むように四角枠状に形成された互いにパターン幅の等しい第1及び第2の枠状パターンと、第1及び第2の枠状パターンの上面に形
成されたはんだ層を備え、第1の枠状パターンと第2の枠状パターンは、互いに隣接する略平行な辺部の少なくとも一部を共有しており、この共有辺部と、第1の枠状パターンの共有辺部を除く辺部と、第2の枠状パターンの共有辺部を除く辺部の分岐点となる三又部に、第1の枠状パターンの外周縁と第2の枠状パターンの外周縁の接続部分が三又部の中心方向に入り込んだ凹部を設けたものである。
The solder pre-coated substrate according to the present invention has a pattern width mutually formed on the substrate so as to surround the adjacent first and second element mounting portions and the first and second element mounting portions, respectively. Equal first and second frame-shaped patterns and solder layers formed on the top surfaces of the first and second frame-shaped patterns are provided, and the first frame-shaped pattern and the second frame-shaped pattern are adjacent to each other. Shares at least a part of the substantially parallel sides, the side excluding the shared side of the first frame-like pattern, and the side excluding the shared side of the second frame-like pattern In the three-pronged portion serving as a branching point of the portion, a concave portion is provided in which a connecting portion between the outer peripheral edge of the first frame-shaped pattern and the outer peripheral edge of the second frame-shaped pattern enters the central direction of the three-pronged portion. .

本発明によれば、三又部に設けられた凹部により、三又部のパターン幅を、第1及び第2の枠状パターンの三又部を除く辺部のパターン幅と同等にすることができ、全周にわたって高さばらつきの小さいプリコートはんだ層を形成することができるため、蓋体との気密封止の信頼性に優れたはんだプリコート基板を得ることが可能である。   According to the present invention, the pattern width of the three-pronged portion can be made equal to the pattern width of the side portion excluding the three-pronged portions of the first and second frame-like patterns by the concave portion provided in the three-pronged portion. In addition, since a precoat solder layer having a small height variation can be formed over the entire circumference, it is possible to obtain a solder precoat substrate excellent in the reliability of hermetic sealing with the lid.

実施の形態1.
以下、本発明の実施の形態1について図面に基づいて説明する。図1、図2は、本発明の実施の形態1におけるはんだプリコート基板のパターン形状を示す平面図及び要部拡大平面図である。図中、同一部分には同一符号を付している。本実施の形態におけるはんだプリコート基板は、基板1上に、隣り合う第1の素子搭載部2aと第2の素子搭載部2bが設けられ、これらの素子搭載部2a、2bを取り囲むように四角枠状で互いにパターン幅の等しい第1の枠状パターン3a及び第2の枠状パターン3bが形成されている。また、これらの第1及び第2の枠状パターン3a、3bの上面には、基板1と蓋体である中空キャップ部品(以下LIDと記す)を接合するためのプリコートはんだ層(図示せず)が形成されている。
Embodiment 1 FIG.
Embodiment 1 of the present invention will be described below with reference to the drawings. 1 and 2 are a plan view and an enlarged plan view of a main part showing a pattern shape of a solder precoat substrate according to the first embodiment of the present invention. In the figure, the same parts are denoted by the same reference numerals. The solder precoat substrate in the present embodiment is provided with a first element mounting portion 2a and a second element mounting portion 2b adjacent to each other on the substrate 1, and a square frame so as to surround these element mounting portions 2a and 2b. The first frame-like pattern 3a and the second frame-like pattern 3b having the same pattern width are formed. Further, a precoat solder layer (not shown) for joining the substrate 1 and a hollow cap component (hereinafter referred to as LID) as a lid on the upper surfaces of the first and second frame patterns 3a and 3b. Is formed.

基板1は、酸化アルミニウム質焼結体やガラスセラミックス等のセラミックからなり、上面の第1及び第2の素子搭載部2a、2bから、上面の外周部、側面または下面にかけて、金属材料からなる配線導体(図示せず)が導出されている。第1及び第2の素子搭載部2a、2bには、IC、LSI等の半導体集積回路素子や、LD、LED等の光半導体素子、またはその他種々の素子を含む電子部品(図示せず)が搭載される。   The substrate 1 is made of a ceramic such as an aluminum oxide sintered body or glass ceramics, and is a wiring made of a metal material from the first and second element mounting portions 2a and 2b on the upper surface to the outer peripheral portion, side surface or lower surface of the upper surface. A conductor (not shown) is derived. On the first and second element mounting portions 2a and 2b, there are semiconductor integrated circuit elements such as IC and LSI, optical semiconductor elements such as LD and LED, or other electronic components (not shown) including various elements. Installed.

互いにパターン幅が等しい第1の枠状パターン3aと第2の枠状パターン3bは、それぞれ全周にわたってほぼ均一のパターン幅となるように、各角部が円弧状に形成されている。第1及び第2の枠状パターン3a、3bの上面には、プリコートはんだ層が形成されている。プリコートはんだ層は、第1及び第2の枠状パターン3a、3bの上面に、ソルダペーストを供給してリフローすることで形成される。   Each of the first frame-shaped pattern 3a and the second frame-shaped pattern 3b having the same pattern width is formed in an arc shape so as to have a substantially uniform pattern width over the entire circumference. A precoat solder layer is formed on the top surfaces of the first and second frame-like patterns 3a and 3b. The precoat solder layer is formed by supplying a solder paste and reflowing the upper surfaces of the first and second frame patterns 3a and 3b.

第1及び第2の素子搭載部2a、2bに搭載された電子部品の電極は、第1及び第2の素子搭載部2a、2bに露出した配線導体にボンディングワイヤやはんだ等を介して電気的に接続される。さらに、配線導体の他方の導出部分を外部電気回路に電気的に接続することにより、電子部品の電極が外部電気回路に接続される。その後、金属等からなるLID(図示せず)を第1及び第2の枠状パターン3a、3bのプリコートはんだ層上面に熱圧着し、さらにはんだをリフローさせてLIDを基板に固着させ、電子部品が気密封止される。   The electrodes of the electronic components mounted on the first and second element mounting portions 2a and 2b are electrically connected to the wiring conductor exposed on the first and second element mounting portions 2a and 2b via bonding wires or solder. Connected to. Furthermore, the electrode of the electronic component is connected to the external electric circuit by electrically connecting the other lead-out portion of the wiring conductor to the external electric circuit. Thereafter, LID (not shown) made of metal or the like is thermocompression bonded to the upper surface of the precoat solder layer of the first and second frame-like patterns 3a and 3b, and the solder is reflowed to fix the LID to the substrate. Is hermetically sealed.

本実施の形態では、第1の枠状パターン3aと第2の枠状パターン3bは、互いに隣接する略平行な辺部の少なくとも一部を共有した共有辺部3cを有し、「日の字型」となっている。この共有辺部3cと、第1の枠状パターン3aの共有辺部3cを除く辺部と、第2の枠状パターン3bの共有辺部3cを除く辺部の分岐点は、三又部4となっている。この三又部4には、図2に示すように、第1の枠状パターン3aの外周縁32aと第2の枠状パターン3bの外周縁32bの接続部分32cが三又部4の中心4a方向に入り込んだ
凹部5が設けられている。
In the present embodiment, the first frame-shaped pattern 3a and the second frame-shaped pattern 3b have a shared side portion 3c sharing at least a part of the substantially parallel side portions adjacent to each other. "Type". The branching point of the shared side 3c, the side excluding the shared side 3c of the first frame-shaped pattern 3a, and the side of the second frame-shaped pattern 3b excluding the shared side 3c is the three-pronged portion 4 It has become. As shown in FIG. 2, the three-pronged portion 4 has a connecting portion 32c between the outer peripheral edge 32a of the first frame-shaped pattern 3a and the outer peripheral edge 32b of the second frame-shaped pattern 3b. A concave portion 5 is provided in the direction.

このように、第1の枠状パターン3aの外周縁32aと第2の枠状パターン3bの外周縁32bの接続部分32cが三又部4の中心4a方向に入り込んだ凹部5を設けることにより、三又部4のパターン幅が、第1及び第2の枠状パターン3a、3bの三又部4を除く辺部のパターン幅と同等になる。これにより、三又部4を含む第1及び第2の枠状パターン3a、3b上にプリコートはんだ層を形成する際に、三又部4に大きなはんだの溜まりが形成されるのを抑制できるため、三又部4のはんだ層の高さが部分的に極端に高くなることを抑制できる。   Thus, by providing the concave portion 5 in which the connection portion 32c between the outer peripheral edge 32a of the first frame-shaped pattern 3a and the outer peripheral edge 32b of the second frame-shaped pattern 3b enters the center 4a direction of the three-pronged portion 4, The pattern width of the trifurcated portion 4 is equal to the pattern width of the side portion excluding the trifurcated portion 4 of the first and second frame patterns 3a and 3b. Thereby, when a precoat solder layer is formed on the first and second frame-like patterns 3 a and 3 b including the three-pronged portion 4, it is possible to suppress a large pool of solder from being formed in the three-pronged portion 4. The height of the solder layer of the trifurcated portion 4 can be suppressed from becoming extremely high partially.

よって、本実施の形態によれば、隣り合う第1及び第2の素子搭載部2a、2bを備え、これらを取り囲む第1の枠状パターン3aと第2の枠状パターン3bが互いに隣接する略平行な辺部の少なくとも一部を共有することにより三又部4が形成されたはんだプリコート基板において、三又部4の中心4a方向に入り込んだ凹部5を設けることにより、高さばらつきの小さいプリコートはんだ層を形成することができ、蓋体であるLIDとの気密封止の信頼性に優れたはんだプリコート基板を得ることができる。   Therefore, according to the present embodiment, the first and second element mounting portions 2a and 2b that are adjacent to each other, and the first frame-shaped pattern 3a and the second frame-shaped pattern 3b that surround them are adjacent to each other. In the solder precoat substrate in which the three-pronged portion 4 is formed by sharing at least a part of the parallel side portions, the pre-coating with small height variation is provided by providing the concave portion 5 which enters the center 4a direction of the three-pronged portion 4. A solder layer can be formed, and a solder precoat substrate excellent in the reliability of hermetic sealing with LID as a lid can be obtained.

実施の形態2.
上記実施の形態1では、第1の枠状パターン3aの外周縁32aと第2の枠状パターン3bの外周縁32bの接続部分32cが三又部4の中心4a方向に入り込んだ凹部5を設けることにより、三又部4のパターン幅が、第1及び第2の枠状パターン3a、3bの三又部4を除く辺部のパターン幅と同等になる構成とした。本発明の実施の形態2では、上記実施の形態1と同様の構成において、さらに、三又部4に内接する内接円の直径が、第1の枠状パターン3aまたは第2の枠状パターン3bの三又部4を除く辺部に内接するパターン内接円の直径より大きく(1.1倍程度)なるように凹部5を設けたものである。
Embodiment 2. FIG.
In the first embodiment, the recess 5 is provided in which the connecting portion 32c between the outer peripheral edge 32a of the first frame-shaped pattern 3a and the outer peripheral edge 32b of the second frame-shaped pattern 3b enters the direction of the center 4a of the three-pronged portion 4. Thus, the pattern width of the three-pronged portion 4 is set to be equal to the pattern width of the side portion excluding the three-pronged portion 4 of the first and second frame-like patterns 3a and 3b. In the second embodiment of the present invention, in the same configuration as that of the first embodiment, the diameter of the inscribed circle inscribed in the three-pronged portion 4 is further set to the first frame-shaped pattern 3a or the second frame-shaped pattern. The concave portion 5 is provided so as to be larger (about 1.1 times) than the diameter of the pattern inscribed circle inscribed in the side portions excluding the three-pronged portion 4 of 3b.

本実施の形態におけるはんだプリコート基板の構成について図2を流用して説明する。上記実施の形態1と同様に、三又部4には凹部5が設けられており、三又部4に内接する内接円6は、第1の枠状パターン3aの内周縁31a、第2の枠状パターン3bの内周縁31b、及び凹部5の頂点(接続部分32c)の3点に接している。一方、第1の枠状パターン3aの三又部4を除く辺部に内接するパターン内接円7は、第1の枠状パターン3aの内周縁31aと外周縁32aの2点に接している。   The configuration of the solder precoat substrate in the present embodiment will be described with reference to FIG. Similar to the first embodiment, the three-pronged portion 4 is provided with a concave portion 5, and the inscribed circle 6 inscribed in the three-pronged portion 4 has an inner peripheral edge 31a and a second second in the first frame-shaped pattern 3a. Are in contact with three points of the inner peripheral edge 31b of the frame-shaped pattern 3b and the apex (connection portion 32c) of the recess 5. On the other hand, the pattern inscribed circle 7 that is inscribed in the side portion excluding the three-pronged portion 4 of the first frame-shaped pattern 3a is in contact with two points of the inner peripheral edge 31a and the outer peripheral edge 32a of the first frame-shaped pattern 3a. .

本実施の形態では、三又部4に内接する内接円6の直径6aを、第1の枠状パターン3a(または第2の枠状パターン3b)の三又部4を除く辺部に内接するパターン内接円7の直径7aよりも大きく設計している。それらの直径の比は1.1倍程度であることが望ましい。このような構成では、はんだは、内接円6の直径6aの大きい三又部4に集まる方が表面自由エネルギー的に安定するため、三又部4に内接円6、7の直径の比に応じた部分的なはんだ凸部(図示せず)が形成される。このようなはんだ凸部を備えることにより、LIDをプリコートはんだ層の上面に熱圧着する後続の工程において、はんだ凸部に加圧力が集中し、熱圧着が容易になる。   In the present embodiment, the diameter 6a of the inscribed circle 6 that is inscribed in the three-pronged portion 4 is set to the inner side of the first frame-shaped pattern 3a (or the second frame-shaped pattern 3b) except for the three-pronged portion 4. It is designed to be larger than the diameter 7a of the pattern inscribed circle 7 in contact therewith. The ratio of the diameters is desirably about 1.1 times. In such a configuration, the solder is more stable in terms of surface free energy when it gathers in the three-pronged portion 4 having a larger diameter 6 a of the inscribed circle 6. Thus, a partial solder protrusion (not shown) corresponding to is formed. By providing such a solder convex portion, in the subsequent process of thermocompression bonding the LID to the upper surface of the precoat solder layer, the pressure is concentrated on the solder convex portion, and thermocompression bonding becomes easy.

具体的には、三又部4の内接円6と三又部4を除く辺部のパターン内接円7の直径の比を1.1倍程度に設計した場合、それぞれの箇所におけるプリコートはんだ層の高さの比は1.2倍程度になるというデータを得ている。この程度のプリコートはんだ層の高さの違いは、LIDと基板1を全周にわたって均一にはんだ付けすることを妨げるものではなく、むしろ、上述のように、三又部4に形成される部分的なはんだ凸部によって、LIDを基板1上に固着する際の熱圧着が容易となり、良好な熱圧着性が得られる。   Specifically, when the ratio of the diameter of the inscribed circle 6 of the trifurcated portion 4 and the diameter of the pattern inscribed circle 7 of the side portion excluding the trifurcated portion 4 is designed to be about 1.1 times, the precoat solder at each location We have obtained data that the layer height ratio is about 1.2 times. This difference in the height of the precoat solder layer does not prevent the LID and the substrate 1 from being uniformly soldered over the entire circumference, but rather, as described above, the partial coating formed on the three-pronged portion 4 is partially prevented. Such a solder convex portion facilitates thermocompression bonding when the LID is fixed on the substrate 1 and provides good thermocompression bonding.

これに対し、三又部4にはんだ凹部5を設けない場合には、三又部4の内接円6と三又
部4を除く辺部のパターン内接円7の直径の比は1.5倍程度となり、それぞれの箇所におけるプリコートはんだ層の高さの比は1.7倍程度となる。このように直径の比が大きくなりすぎると、三又部4に形成されるはんだ凸部が適切な高さを超えてしまい、LIDと基板1を全周にわたって均一にはんだ付けすることが困難となり、良好な熱圧着性が得られない。
On the other hand, when the solder recess 5 is not provided in the trifurcated portion 4, the ratio of the diameter of the inscribed circle 6 of the trifurcated portion 4 to the pattern inscribed circle 7 of the side portion excluding the trifurcated portion 4 is 1. It becomes about 5 times, and the ratio of the height of the precoat solder layer in each part becomes about 1.7 times. If the ratio of diameters becomes too large in this way, the solder projections formed on the trifurcation 4 will exceed the appropriate height, making it difficult to solder the LID and the substrate 1 uniformly over the entire circumference. Good thermocompression bondability cannot be obtained.

従って、はんだ凸部がLIDと基板1を全周にわたって均一にはんだ付けすることを妨げない程度の高さであり、部分的なはんだ凸部があることで良好な熱圧着性が得られる程度の高さとなるように、凹部5の深さ、言い換えると三又部4の内接円6の直径6aを設計することが望ましい。   Therefore, the height of the solder protrusions is such that it does not prevent the LID and the substrate 1 from being uniformly soldered over the entire circumference, and a good thermocompression bondability can be obtained by the presence of the partial solder protrusions. It is desirable to design the depth of the concave portion 5, in other words, the diameter 6 a of the inscribed circle 6 of the three-pronged portion 4 so as to be high.

本実施の形態によれば、隣り合う第1及び第2の素子搭載部2a、2bを備え、これらを取り囲む第1の枠状パターン3aと第2の枠状パターン3bが互いに隣接する略平行な辺部の少なくとも一部を共有することにより三又部4が形成されたはんだプリコート基板において、三又部4に内接する内接円の直径が、第1の枠状パターン3aまたは第2の枠状パターン3bの三又部4を除く辺部に内接するパターン内接円の直径より大きく(1.1倍程度)なるように凹部5を設けることにより、上記実施の形態1と同様の効果に加え、三又部4に形成される部分的なはんだ凸部によって、LIDを基板1上に固着する際の熱圧着が容易となり、良好な熱圧着性が得られる効果がある。   According to the present embodiment, the first and second element mounting portions 2a and 2b that are adjacent to each other, and the first frame-shaped pattern 3a and the second frame-shaped pattern 3b that surround these are adjacent to each other and are substantially parallel to each other. In the solder precoat substrate in which the trifurcated portion 4 is formed by sharing at least a part of the side portion, the diameter of the inscribed circle inscribed in the trifurcated portion 4 is the first frame-shaped pattern 3a or the second frame. By providing the recess 5 so as to be larger (about 1.1 times) the diameter of the pattern inscribed circle inscribed in the sides excluding the three-pronged portion 4 of the pattern 3b, the same effect as in the first embodiment is obtained. In addition, the partial solder protrusion formed on the trifurcated portion 4 facilitates thermocompression bonding when the LID is fixed onto the substrate 1 and has an effect of obtaining good thermocompression bonding.

なお、上記実施の形態1、2では、隣り合う2つの素子搭載部を有し、枠状パターンが「日の字型」のはんだプリコート基板を例に挙げて説明したが、素子搭載部及び枠状パターンの数、形状、及び配置については特に限定されるものではなく、複数の素子搭載部を有し、これらを取り囲む枠状パターンに三又部がある場合に本発明は適用可能である。   In Embodiments 1 and 2 described above, the solder pre-coated substrate having two adjacent element mounting portions and having a frame-shaped pattern of “sun-shaped” has been described as an example. The number, shape, and arrangement of the shape patterns are not particularly limited, and the present invention can be applied to a case where there are a plurality of element mounting portions and the frame shape pattern surrounding these has a trifurcated portion.

本発明にかかるはんだプリコート基板は、IC、LSI等の半導体集積回路素子や、LD、LED等の光半導体素子を搭載し気密封止した電子部品に利用可能である。   The solder precoat substrate according to the present invention can be used for an electronic component on which a semiconductor integrated circuit element such as an IC or LSI, or an optical semiconductor element such as an LD or LED is mounted and hermetically sealed.

本発明の実施の形態1によるはんだプリコート基板のパターン形状を示す平面図である。It is a top view which shows the pattern shape of the solder precoat board | substrate by Embodiment 1 of this invention. 本発明の実施の形態1によるはんだプリコート基板のパターン形状を示す要部拡大平面図である。It is a principal part enlarged plan view which shows the pattern shape of the solder precoat board | substrate by Embodiment 1 of this invention.

符号の説明Explanation of symbols

1 基板、2a 第1の素子搭載部、2b 第2の素子搭載部、3a 第1の枠状パターン、3b 第2の枠状パターン、3c 共有辺部、4 三又部、4a 三又部中心、
5 凹部、6 三又部内接円、6a 直径、7 パターン内接円、7a 直径、31a 第1の枠状パターンの内周縁、31b 第2の枠状パターンの内周縁、32a 第1の枠状パターンの外周縁、32b 第2の枠状パターンの外周縁、32c 接続部分。
DESCRIPTION OF SYMBOLS 1 Board | substrate, 2a 1st element mounting part, 2b 2nd element mounting part, 3a 1st frame shape pattern, 3b 2nd frame shape pattern, 3c shared edge part, 4 trifurcation part, 4a trifurcation part center ,
5 concave portion, 6 trifurcated inscribed circle, 6a diameter, 7 pattern inscribed circle, 7a diameter, 31a inner peripheral edge of first frame-shaped pattern, 31b inner peripheral edge of second frame-shaped pattern, 32a first frame-shaped The outer peripheral edge of the pattern, 32b The outer peripheral edge of the second frame-shaped pattern, 32c connection portion.

Claims (2)

基板上に、隣り合う第1及び第2の素子搭載部と、前記第1及び第2の素子搭載部をそれぞれ取り囲むように四角枠状に形成された互いにパターン幅の等しい第1及び第2の枠状パターンと、前記第1及び第2の枠状パターンの上面に形成されたはんだ層を備え、前記第1の枠状パターンと前記第2の枠状パターンは、互いに隣接する略平行な辺部の少なくとも一部を共有しており、この共有辺部と、前記第1の枠状パターンの前記共有辺部を除く辺部と、前記第2の枠状パターンの前記共有辺部を除く辺部の分岐点となる三又部に、前記第1の枠状パターンの外周縁と前記第2の枠状パターンの外周縁の接続部分が前記三又部の中心方向に入り込んだ凹部を設けたことを特徴とするはんだプリコート基板。   The first and second element mounting portions adjacent to each other on the substrate and the first and second elements having the same pattern width are formed in a square frame shape so as to surround the first and second element mounting portions, respectively. A frame-shaped pattern and a solder layer formed on the upper surface of the first and second frame-shaped patterns, wherein the first frame-shaped pattern and the second frame-shaped pattern are substantially parallel sides adjacent to each other. Sharing at least part of the portion, the side of the first frame-shaped pattern excluding the shared side, and the side of the second frame-shaped pattern excluding the shared side In the three-pronged portion that becomes a branching point of the portion, a concave portion is provided in which a connection portion between the outer peripheral edge of the first frame-shaped pattern and the outer peripheral edge of the second frame-shaped pattern enters the center direction of the three-pronged portion. A solder pre-coated substrate characterized by that. 請求項1記載のはんだプリコート基板であって、前記三又部に内接する内接円の直径が、前記第1の枠状パターンまたは前記第2の枠状パターンの前記三又部を除く辺部に内接する内接円の直径より大きくなるように前記凹部を設けたことを特徴とするはんだプリコート基板。   2. The solder pre-coated substrate according to claim 1, wherein a diameter of an inscribed circle inscribed in the trifurcated portion is a side portion excluding the trifurcated portion of the first frame-shaped pattern or the second frame-shaped pattern. A solder precoat substrate, wherein the concave portion is provided so as to be larger than a diameter of an inscribed circle inscribed therein.
JP2007186861A 2007-07-18 2007-07-18 Solder pre-coated substrate Active JP5025360B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007186861A JP5025360B2 (en) 2007-07-18 2007-07-18 Solder pre-coated substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007186861A JP5025360B2 (en) 2007-07-18 2007-07-18 Solder pre-coated substrate

Publications (2)

Publication Number Publication Date
JP2009026858A JP2009026858A (en) 2009-02-05
JP5025360B2 true JP5025360B2 (en) 2012-09-12

Family

ID=40398416

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007186861A Active JP5025360B2 (en) 2007-07-18 2007-07-18 Solder pre-coated substrate

Country Status (1)

Country Link
JP (1) JP5025360B2 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3417608B2 (en) * 1993-08-03 2003-06-16 日本特殊陶業株式会社 Ceramic lid substrate for semiconductor package
JP3913317B2 (en) * 1997-06-27 2007-05-09 キヤノンファインテック株式会社 Image forming apparatus
JP4349170B2 (en) * 2004-03-16 2009-10-21 三菱電機株式会社 Electronic component storage package and method of manufacturing electronic component storage package
JP2005340444A (en) * 2004-05-26 2005-12-08 Kyocera Corp Electronic component housing package
JP4482392B2 (en) * 2004-07-28 2010-06-16 株式会社住友金属エレクトロデバイス Ceramic package assembly and ceramic package

Also Published As

Publication number Publication date
JP2009026858A (en) 2009-02-05

Similar Documents

Publication Publication Date Title
CN105990309B (en) Packaging substrate and packaging structure applying same
JP2002124625A (en) Semiconductor device and method of manufacturing the same
JP2007036253A (en) Light emitting diode package
KR102037866B1 (en) Electronic device
JP4315833B2 (en) Circuit equipment
US20150144985A1 (en) Electronic Device
JP2018032655A (en) Light-emitting device and manufacturing method thereof
JP6842246B2 (en) LED module
JP5025360B2 (en) Solder pre-coated substrate
JP2007013020A (en) Package for electronic device and method for manufacturing electronic device
JP2000261110A (en) Printed wiring board and semiconductor mounting structure using the same
JP2017034224A (en) Electronic module
JP2005197604A (en) Semiconductor device
JP2016039190A (en) Semiconductor device
WO2011108051A1 (en) Semiconductor device
JP2006186282A (en) Semiconductor device and its manufacturing method
JP2010027856A (en) Semiconductor device
KR20140110257A (en) Light emitting device package
JP2004063764A (en) Optically coupled semiconductor device and manufacturing method thereof
JP2010258330A (en) Semiconductor device
KR20050118833A (en) Package for image sensor
KR100790993B1 (en) Flip chip having bump structure and method of manufacturing the same
JP6476478B2 (en) Light emitting device and method for manufacturing light emitting device
WO2012098595A1 (en) Wiring substrate and semiconductor device using same
JP2005197496A (en) Circuit board and manufacturing method thereof and semiconductor package and manufacturing method thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100108

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100901

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120529

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120619

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150629

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 5025360

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250