JP4875981B2 - データ処理システムにおけるプリフェッチ制御 - Google Patents

データ処理システムにおけるプリフェッチ制御 Download PDF

Info

Publication number
JP4875981B2
JP4875981B2 JP2006521871A JP2006521871A JP4875981B2 JP 4875981 B2 JP4875981 B2 JP 4875981B2 JP 2006521871 A JP2006521871 A JP 2006521871A JP 2006521871 A JP2006521871 A JP 2006521871A JP 4875981 B2 JP4875981 B2 JP 4875981B2
Authority
JP
Japan
Prior art keywords
prefetch
master
buffer
limit
prefetches
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2006521871A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007500897A5 (enExample
JP2007500897A (ja
Inventor
シー． モイヤー、ウィリアム
ウォン リー、レア
エム． マリク、アフザル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2007500897A publication Critical patent/JP2007500897A/ja
Publication of JP2007500897A5 publication Critical patent/JP2007500897A5/ja
Application granted granted Critical
Publication of JP4875981B2 publication Critical patent/JP4875981B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
JP2006521871A 2003-07-31 2004-07-13 データ処理システムにおけるプリフェッチ制御 Expired - Lifetime JP4875981B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/631,136 2003-07-31
US10/631,136 US7200719B2 (en) 2003-07-31 2003-07-31 Prefetch control in a data processing system
PCT/US2004/022438 WO2005013039A2 (en) 2003-07-31 2004-07-13 Prefetch control in a data processing system

Publications (3)

Publication Number Publication Date
JP2007500897A JP2007500897A (ja) 2007-01-18
JP2007500897A5 JP2007500897A5 (enExample) 2007-09-13
JP4875981B2 true JP4875981B2 (ja) 2012-02-15

Family

ID=34115765

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006521871A Expired - Lifetime JP4875981B2 (ja) 2003-07-31 2004-07-13 データ処理システムにおけるプリフェッチ制御

Country Status (7)

Country Link
US (1) US7200719B2 (enExample)
EP (1) EP1652092A2 (enExample)
JP (1) JP4875981B2 (enExample)
KR (1) KR101093317B1 (enExample)
CN (1) CN100407165C (enExample)
TW (1) TWI352293B (enExample)
WO (1) WO2005013039A2 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7526604B1 (en) * 2004-08-09 2009-04-28 Nvidia Corporation Command queueing speculative write prefetch
JP2006251923A (ja) * 2005-03-08 2006-09-21 Oki Electric Ind Co Ltd 先読み制御方法
US7346741B1 (en) * 2005-05-10 2008-03-18 Sun Microsystems, Inc. Memory latency of processors with configurable stride based pre-fetching technique
CN101261610B (zh) * 2007-03-06 2014-04-02 西北农林科技大学 多主设备无冲突访问从设备的方法及装置
JP4829191B2 (ja) * 2007-08-30 2011-12-07 株式会社東芝 キャッシュシステム
US9274965B2 (en) * 2008-12-15 2016-03-01 International Business Machines Corporation Prefetching data
US8473689B2 (en) * 2010-07-27 2013-06-25 Texas Instruments Incorporated Predictive sequential prefetching for data caching
US8583894B2 (en) * 2010-09-09 2013-11-12 Advanced Micro Devices Hybrid prefetch method and apparatus
CN102156633A (zh) * 2011-04-18 2011-08-17 北京北大众志微系统科技有限责任公司 预执行指导的数据预取方法及系统
US9342258B2 (en) 2011-09-01 2016-05-17 Freescale Semiconductor, Inc. Integrated circuit device and method for providing data access control
US9645934B2 (en) * 2013-09-13 2017-05-09 Samsung Electronics Co., Ltd. System-on-chip and address translation method thereof using a translation lookaside buffer and a prefetch buffer
US10942854B2 (en) * 2018-05-09 2021-03-09 Micron Technology, Inc. Prefetch management for memory
US11010092B2 (en) 2018-05-09 2021-05-18 Micron Technology, Inc. Prefetch signaling in memory system or sub-system
US10754578B2 (en) 2018-05-09 2020-08-25 Micron Technology, Inc. Memory buffer management and bypass
US10714159B2 (en) 2018-05-09 2020-07-14 Micron Technology, Inc. Indication in memory system or sub-system of latency associated with performing an access command
US11294808B2 (en) 2020-05-21 2022-04-05 Micron Technology, Inc. Adaptive cache
US11422934B2 (en) 2020-07-14 2022-08-23 Micron Technology, Inc. Adaptive address tracking
US11409657B2 (en) 2020-07-14 2022-08-09 Micron Technology, Inc. Adaptive address tracking
US20220091847A1 (en) * 2020-09-23 2022-03-24 Advanced Micro Devices, Inc. Prefetching from indirect buffers at a processing unit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0495145A (ja) * 1990-08-07 1992-03-27 Hitachi Ltd 計算機システム
JPH096704A (ja) * 1995-06-19 1997-01-10 Nec Corp データ転送装置
JPH1055307A (ja) * 1996-04-22 1998-02-24 Internatl Business Mach Corp <Ibm> コンピュータ・システム
US20040205299A1 (en) * 2003-04-14 2004-10-14 Bearden Brian S. Method of triggering read cache pre-fetch to increase host read throughput
US20040221111A1 (en) * 2003-04-30 2004-11-04 Sun Microsystems, Inc. Computer system including a memory controller configured to perform pre-fetch operations

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4709324A (en) * 1985-11-27 1987-11-24 Motorola, Inc. Data processor control unit having an interrupt service using instruction prefetch redirection
US5146578A (en) * 1989-05-01 1992-09-08 Zenith Data Systems Corporation Method of varying the amount of data prefetched to a cache memory in dependence on the history of data requests
US5410653A (en) * 1992-06-16 1995-04-25 International Business Machines Corporation Asynchronous read-ahead disk caching using multiple disk I/O processes and dynamically variable prefetch length
US5619663A (en) * 1994-09-16 1997-04-08 Philips Electronics North America Corp. Computer instruction prefetch system
US6085291A (en) * 1995-11-06 2000-07-04 International Business Machines Corporation System and method for selectively controlling fetching and prefetching of data to a processor
US6901500B1 (en) * 2000-07-28 2005-05-31 Silicon Graphics, Inc. Method and apparatus for prefetching information and storing the information in a stream buffer
US6578130B2 (en) * 2001-10-18 2003-06-10 International Business Machines Corporation Programmable data prefetch pacing
US6832296B2 (en) * 2002-04-09 2004-12-14 Ip-First, Llc Microprocessor with repeat prefetch instruction

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0495145A (ja) * 1990-08-07 1992-03-27 Hitachi Ltd 計算機システム
JPH096704A (ja) * 1995-06-19 1997-01-10 Nec Corp データ転送装置
JPH1055307A (ja) * 1996-04-22 1998-02-24 Internatl Business Mach Corp <Ibm> コンピュータ・システム
US20040205299A1 (en) * 2003-04-14 2004-10-14 Bearden Brian S. Method of triggering read cache pre-fetch to increase host read throughput
US20040221111A1 (en) * 2003-04-30 2004-11-04 Sun Microsystems, Inc. Computer system including a memory controller configured to perform pre-fetch operations

Also Published As

Publication number Publication date
KR20060052936A (ko) 2006-05-19
CN100407165C (zh) 2008-07-30
WO2005013039A3 (en) 2005-07-21
JP2007500897A (ja) 2007-01-18
US20060053256A1 (en) 2006-03-09
US7200719B2 (en) 2007-04-03
TW200519604A (en) 2005-06-16
WO2005013039A2 (en) 2005-02-10
CN1813246A (zh) 2006-08-02
TWI352293B (en) 2011-11-11
KR101093317B1 (ko) 2011-12-14
EP1652092A2 (en) 2006-05-03

Similar Documents

Publication Publication Date Title
JP4875981B2 (ja) データ処理システムにおけるプリフェッチ制御
US8725987B2 (en) Cache memory system including selectively accessible pre-fetch memory for pre-fetch of variable size data
CN100419712C (zh) 用于动态预取缓冲器配置和替换的方法及设备
JP4064924B2 (ja) メモリアクセスを制御する方法及び装置
WO2003014945A2 (en) Data processing system having an adaptive priority controller
TW200416535A (en) Method and apparatus for determining a dynamic random access memory page management implementation
CN113900974B (zh) 一种存储装置、数据存储方法及相关设备
US6871246B2 (en) Prefetch control in a data processing system
US7234041B2 (en) Embedded system with instruction prefetching device, and method for fetching instructions in embedded systems
JP5058116B2 (ja) ストリーミングｉｄメソッドによるｄｍａｃ発行メカニズム
US6751724B1 (en) Method and apparatus for instruction fetching
TWI324755B (en) Processing modules with multilevel cache architecture
JP4431492B2 (ja) 複数のコヒーレンシー・グラニュールをサポートするデータ転送ユニット
JP2008257508A (ja) キャッシュ制御方法およびキャッシュ装置並びにマイクロコンピュータ
US10120819B2 (en) System and method for cache memory line fill using interrupt indication
JP3077807B2 (ja) マイクロコンピュータシステム
JPH1011387A (ja) 情報処理装置
US7657690B1 (en) Control of PCI memory read behavior using memory read alias and memory command reissue bits
JP2000090003A (ja) 主記憶メモリのプリフェッチ機構を備えたマイクロプロセッサ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070713

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070713

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100712

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100720

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100929

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110705

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111101

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111128

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141202

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4875981

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term