JP4801163B2 - Ｖｌｉｗアーキテクチャを有する他のｄｓｐのための高速ｄｃｔアルゴリズム - Google Patents

Ｖｌｉｗアーキテクチャを有する他のｄｓｐのための高速ｄｃｔアルゴリズム Download PDF

Info

Publication number
JP4801163B2
JP4801163B2 JP2008534745A JP2008534745A JP4801163B2 JP 4801163 B2 JP4801163 B2 JP 4801163B2 JP 2008534745 A JP2008534745 A JP 2008534745A JP 2008534745 A JP2008534745 A JP 2008534745A JP 4801163 B2 JP4801163 B2 JP 4801163B2
Authority
JP
Japan
Prior art keywords
data set
dct
discrete cosine
digital signal
cosine transform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008534745A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009516238A5 (enExample
JP2009516238A (ja
Inventor
リウ、シジョン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2009516238A publication Critical patent/JP2009516238A/ja
Publication of JP2009516238A5 publication Critical patent/JP2009516238A5/ja
Application granted granted Critical
Publication of JP4801163B2 publication Critical patent/JP4801163B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Discrete Mathematics (AREA)
  • Computing Systems (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
JP2008534745A 2005-10-05 2006-10-05 Ｖｌｉｗアーキテクチャを有する他のｄｓｐのための高速ｄｃｔアルゴリズム Expired - Fee Related JP4801163B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US72413105P 2005-10-05 2005-10-05
US60/724,131 2005-10-05
US11/377,134 US7725516B2 (en) 2005-10-05 2006-03-15 Fast DCT algorithm for DSP with VLIW architecture
US11/377,134 2006-03-15
PCT/US2006/039279 WO2007044598A2 (en) 2005-10-05 2006-10-05 Fast dct algorithm for dsp with vliw architecture

Publications (3)

Publication Number Publication Date
JP2009516238A JP2009516238A (ja) 2009-04-16
JP2009516238A5 JP2009516238A5 (enExample) 2011-07-21
JP4801163B2 true JP4801163B2 (ja) 2011-10-26

Family

ID=37903117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008534745A Expired - Fee Related JP4801163B2 (ja) 2005-10-05 2006-10-05 Ｖｌｉｗアーキテクチャを有する他のｄｓｐのための高速ｄｃｔアルゴリズム

Country Status (7)

Country Link
US (2) US7725516B2 (enExample)
EP (1) EP1952269A2 (enExample)
JP (1) JP4801163B2 (enExample)
KR (1) KR101041760B1 (enExample)
CN (1) CN101351792B (enExample)
TW (1) TW200801980A (enExample)
WO (1) WO2007044598A2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7725516B2 (en) * 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture
US8340058B2 (en) * 2007-10-29 2012-12-25 Nvidia Corporation Headphone with enhanced voice communication
US20090198976A1 (en) * 2008-02-06 2009-08-06 Austel Vernon R Method and structure for high-performance matrix multiplication in the presence of several architectural obstacles
US8825015B2 (en) * 2008-09-18 2014-09-02 Nvidia Corporation Accessing web pages on communication paths with low bandwidth
US9110849B2 (en) * 2009-04-15 2015-08-18 Qualcomm Incorporated Computing even-sized discrete cosine transforms
US9069713B2 (en) * 2009-06-05 2015-06-30 Qualcomm Incorporated 4X4 transform for media coding
US8762441B2 (en) * 2009-06-05 2014-06-24 Qualcomm Incorporated 4X4 transform for media coding
US9075757B2 (en) * 2009-06-24 2015-07-07 Qualcomm Incorporated 16-point transform for media data coding
US9081733B2 (en) * 2009-06-24 2015-07-14 Qualcomm Incorporated 16-point transform for media data coding
US9118898B2 (en) 2009-06-24 2015-08-25 Qualcomm Incorporated 8-point transform for media data coding
US8451904B2 (en) 2009-06-24 2013-05-28 Qualcomm Incorporated 8-point transform for media data coding
TWI415474B (zh) * 2010-07-19 2013-11-11 Mstar Semiconductor Inc 視訊編／解碼器與其方法
US9824066B2 (en) 2011-01-10 2017-11-21 Qualcomm Incorporated 32-point transform for media data coding
US9389854B2 (en) 2013-03-15 2016-07-12 Qualcomm Incorporated Add-compare-select instruction
US9870341B2 (en) * 2016-03-18 2018-01-16 Qualcomm Incorporated Memory reduction method for fixed point matrix multiply

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8601183A (nl) * 1986-05-12 1987-12-01 Philips Nv Discrete cosinus transformatie-inrichting.
JP2646844B2 (ja) * 1990-11-16 1997-08-27 日本電気株式会社 離散コサイン変換装置
JP2928684B2 (ja) * 1991-10-31 1999-08-03 株式会社東芝 Ｖｌｉｗ型演算処理装置
JPH0883264A (ja) * 1994-09-12 1996-03-26 Nippon Telegr & Teleph Corp <Ntt> １次元シストリックアレイ型演算器とそれを用いたｄｃｔ／ｉｄｃｔ演算装置
US5943502A (en) * 1994-12-09 1999-08-24 Neomagic Israel Ltd. Apparatus and method for fast 1D DCT
CN1142162A (zh) * 1995-01-28 1997-02-05 大宇电子株式会社 二维逆离散余弦变换电路
US5826054A (en) * 1996-05-15 1998-10-20 Philips Electronics North America Corporation Compressed Instruction format for use in a VLIW processor
CN1268231A (zh) * 1997-08-25 2000-09-27 夸尔柯姆股份有限公司 数据块规模可变的2维逆向离散余弦变换机
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
JP4158864B2 (ja) * 1998-03-18 2008-10-01 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ マトリックスのコサイン変換を計算するためのデータ処理装置およびその方法
US6154443A (en) 1998-08-11 2000-11-28 Industrial Technology Research Institute FFT-based CDMA RAKE receiver system and method
US6839728B2 (en) * 1998-10-09 2005-01-04 Pts Corporation Efficient complex multiplication and fast fourier transform (FFT) implementation on the manarray architecture
EP1203308A1 (en) 1999-04-29 2002-05-08 Walter E. Pelton Computation of discrete fourier transform
WO2001035267A1 (en) 1999-11-12 2001-05-17 Bops, Incorporated Methods and apparatus for efficient cosine transform implementations
US6754687B1 (en) * 1999-11-12 2004-06-22 Pts Corporation Methods and apparatus for efficient cosine transform implementations
US6804771B1 (en) * 2000-07-25 2004-10-12 University Of Washington Processor with register file accessible by row column to achieve data array transposition
US7027489B2 (en) 2001-04-06 2006-04-11 Interdigital Technology Corporation Iterative fast fourier transform error correction
US7689641B2 (en) * 2003-06-30 2010-03-30 Intel Corporation SIMD integer multiply high with round and shift
EP1536647A1 (en) * 2003-11-26 2005-06-01 STMicroelectronics Limited A video decoding device
FI118747B (fi) 2004-01-23 2008-02-29 Abb Oy Automaattinen ohjauslaite
JP4283131B2 (ja) 2004-02-12 2009-06-24 パナソニック株式会社 プロセッサ及びコンパイル方法
US7725516B2 (en) * 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture

Also Published As

Publication number Publication date
CN101351792A (zh) 2009-01-21
US7725516B2 (en) 2010-05-25
WO2007044598A2 (en) 2007-04-19
WO2007044598A3 (en) 2008-08-14
US20070078921A1 (en) 2007-04-05
KR101041760B1 (ko) 2011-06-17
KR20080063386A (ko) 2008-07-03
US20100235421A1 (en) 2010-09-16
US8396916B2 (en) 2013-03-12
CN101351792B (zh) 2010-12-22
EP1952269A2 (en) 2008-08-06
JP2009516238A (ja) 2009-04-16
TW200801980A (en) 2008-01-01

Similar Documents

Publication Publication Date Title
US8396916B2 (en) Fast DCT algorithm for DSP with VLIW architecture
CN110263909B (zh) 图像识别方法及装置
JP6073385B2 (ja) スカラー／ベクトル命令を使用したデータ処理システムおよび方法
US7328230B2 (en) SIMD four-data element average instruction
US11537864B2 (en) Reduction mode of planar engine in neural processor
US20250124272A1 (en) Multi-mode planar engine for neural processor
MX2007012584A (es) Archivos de registro no divididos unificados para un procesador de senales digital que opera en un ambiente intercalado de multi-ejecucion.
JP2009516238A5 (enExample)
JP2001331474A (ja) 単一命令複数データ指示を備えた逆離散コサイン変換の実行方法、圧縮データの伸張方法、圧縮データ信号の伸張装置、並びに、コンピュータ・プログラム製品
WO2015077476A1 (en) Implementation design for hybrid transform coding scheme
US20130148694A1 (en) Dual Fixed Geometry Fast Fourier Transform (FFT)
US20050213842A1 (en) SIMD four-pixel average instruction for imaging and video applications
WO2021080724A1 (en) Three dimensional convolution in neural network processor
US12436761B2 (en) Instruction applicable to radix-3 butterfly computation
Wu et al. AI-ISP Accelerator with RISC-VISA Extension for Image Signal Processing
US8234319B2 (en) System and method of performing two&#39;s complement operations in a digital signal processor
Sakamoto et al. Software JPEG for a 32-bit MCU with dual issue
CN120641912A (zh) 使用块浮点的微型机器学习的系统和方法
CN115714865A (zh) 视频编解码处理方法、装置、设备及存储介质
Guevorkian et al. A radix-8 multiplier design and its extension for efficient implementation of imaging algorithms
Park et al. Architecture of an efficient area and flexible multi-codec processor
JP2001325247A (ja) 高速逆離散コサイン変換装置及び高速逆離散コサイン変換方法及び当該方法を記述したプログラムを記録した記録媒体
JP2004206535A (ja) 高速低電力逆離散コサイン変換計算をゼロ値のｄｃｔ係数の相対的出現を利用することによって実行する装置

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110309

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110315

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20110606

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110705

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110804

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140812

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4801163

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees