KR101041760B1 - Ｖｌｉｗ 아키텍처를 갖는 ｄｓｐ에 대한 고속 ｄｃｔ알고리즘 - Google Patents

Ｖｌｉｗ 아키텍처를 갖는 ｄｓｐ에 대한 고속 ｄｃｔ알고리즘 Download PDF

Info

Publication number
KR101041760B1
KR101041760B1 KR1020087010725A KR20087010725A KR101041760B1 KR 101041760 B1 KR101041760 B1 KR 101041760B1 KR 1020087010725 A KR1020087010725 A KR 1020087010725A KR 20087010725 A KR20087010725 A KR 20087010725A KR 101041760 B1 KR101041760 B1 KR 101041760B1
Authority
KR
South Korea
Prior art keywords
data set
dct
discrete cosine
cosine transform
input data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020087010725A
Other languages
English (en)
Korean (ko)
Other versions
KR20080063386A (ko
Inventor
시종 리우
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20080063386A publication Critical patent/KR20080063386A/ko
Application granted granted Critical
Publication of KR101041760B1 publication Critical patent/KR101041760B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Discrete Mathematics (AREA)
  • Computing Systems (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
KR1020087010725A 2005-10-05 2006-10-05 Ｖｌｉｗ 아키텍처를 갖는 ｄｓｐ에 대한 고속 ｄｃｔ알고리즘 Expired - Fee Related KR101041760B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US72413105P 2005-10-05 2005-10-05
US60/724,131 2005-10-05
US11/377,134 US7725516B2 (en) 2005-10-05 2006-03-15 Fast DCT algorithm for DSP with VLIW architecture
US11/377,134 2006-03-15

Publications (2)

Publication Number Publication Date
KR20080063386A KR20080063386A (ko) 2008-07-03
KR101041760B1 true KR101041760B1 (ko) 2011-06-17

Family

ID=37903117

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020087010725A Expired - Fee Related KR101041760B1 (ko) 2005-10-05 2006-10-05 Ｖｌｉｗ 아키텍처를 갖는 ｄｓｐ에 대한 고속 ｄｃｔ알고리즘

Country Status (7)

Country Link
US (2) US7725516B2 (enExample)
EP (1) EP1952269A2 (enExample)
JP (1) JP4801163B2 (enExample)
KR (1) KR101041760B1 (enExample)
CN (1) CN101351792B (enExample)
TW (1) TW200801980A (enExample)
WO (1) WO2007044598A2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7725516B2 (en) * 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture
US8340058B2 (en) * 2007-10-29 2012-12-25 Nvidia Corporation Headphone with enhanced voice communication
US20090198976A1 (en) * 2008-02-06 2009-08-06 Austel Vernon R Method and structure for high-performance matrix multiplication in the presence of several architectural obstacles
US8825015B2 (en) * 2008-09-18 2014-09-02 Nvidia Corporation Accessing web pages on communication paths with low bandwidth
US9110849B2 (en) * 2009-04-15 2015-08-18 Qualcomm Incorporated Computing even-sized discrete cosine transforms
US9069713B2 (en) * 2009-06-05 2015-06-30 Qualcomm Incorporated 4X4 transform for media coding
US8762441B2 (en) * 2009-06-05 2014-06-24 Qualcomm Incorporated 4X4 transform for media coding
US9075757B2 (en) * 2009-06-24 2015-07-07 Qualcomm Incorporated 16-point transform for media data coding
US9081733B2 (en) * 2009-06-24 2015-07-14 Qualcomm Incorporated 16-point transform for media data coding
US9118898B2 (en) 2009-06-24 2015-08-25 Qualcomm Incorporated 8-point transform for media data coding
US8451904B2 (en) 2009-06-24 2013-05-28 Qualcomm Incorporated 8-point transform for media data coding
TWI415474B (zh) * 2010-07-19 2013-11-11 Mstar Semiconductor Inc 視訊編／解碼器與其方法
US9824066B2 (en) 2011-01-10 2017-11-21 Qualcomm Incorporated 32-point transform for media data coding
US9389854B2 (en) 2013-03-15 2016-07-12 Qualcomm Incorporated Add-compare-select instruction
US9870341B2 (en) * 2016-03-18 2018-01-16 Qualcomm Incorporated Memory reduction method for fixed point matrix multiply

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8601183A (nl) * 1986-05-12 1987-12-01 Philips Nv Discrete cosinus transformatie-inrichting.
JP2646844B2 (ja) * 1990-11-16 1997-08-27 日本電気株式会社 離散コサイン変換装置
JP2928684B2 (ja) * 1991-10-31 1999-08-03 株式会社東芝 Ｖｌｉｗ型演算処理装置
JPH0883264A (ja) * 1994-09-12 1996-03-26 Nippon Telegr & Teleph Corp <Ntt> １次元シストリックアレイ型演算器とそれを用いたｄｃｔ／ｉｄｃｔ演算装置
US5943502A (en) * 1994-12-09 1999-08-24 Neomagic Israel Ltd. Apparatus and method for fast 1D DCT
CN1142162A (zh) * 1995-01-28 1997-02-05 大宇电子株式会社 二维逆离散余弦变换电路
US5826054A (en) * 1996-05-15 1998-10-20 Philips Electronics North America Corporation Compressed Instruction format for use in a VLIW processor
CN1268231A (zh) * 1997-08-25 2000-09-27 夸尔柯姆股份有限公司 数据块规模可变的2维逆向离散余弦变换机
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
JP4158864B2 (ja) * 1998-03-18 2008-10-01 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ マトリックスのコサイン変換を計算するためのデータ処理装置およびその方法
US6154443A (en) 1998-08-11 2000-11-28 Industrial Technology Research Institute FFT-based CDMA RAKE receiver system and method
US6839728B2 (en) * 1998-10-09 2005-01-04 Pts Corporation Efficient complex multiplication and fast fourier transform (FFT) implementation on the manarray architecture
EP1203308A1 (en) 1999-04-29 2002-05-08 Walter E. Pelton Computation of discrete fourier transform
WO2001035267A1 (en) 1999-11-12 2001-05-17 Bops, Incorporated Methods and apparatus for efficient cosine transform implementations
US6754687B1 (en) * 1999-11-12 2004-06-22 Pts Corporation Methods and apparatus for efficient cosine transform implementations
US6804771B1 (en) * 2000-07-25 2004-10-12 University Of Washington Processor with register file accessible by row column to achieve data array transposition
US7027489B2 (en) 2001-04-06 2006-04-11 Interdigital Technology Corporation Iterative fast fourier transform error correction
US7689641B2 (en) * 2003-06-30 2010-03-30 Intel Corporation SIMD integer multiply high with round and shift
EP1536647A1 (en) * 2003-11-26 2005-06-01 STMicroelectronics Limited A video decoding device
FI118747B (fi) 2004-01-23 2008-02-29 Abb Oy Automaattinen ohjauslaite
JP4283131B2 (ja) 2004-02-12 2009-06-24 パナソニック株式会社 プロセッサ及びコンパイル方法
US7725516B2 (en) * 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
L. Ji, 외 1인, "New DCT computation algorithm for VLIW architecture", IEEE International Conference on Signal Processing (ICSP 2002), vol. 1, pp. 41-44, 2002년*
W. Ouyang, 외 3인, "Practical Fast Asymmetric DCT Algorithm and its SIMD and VLIW Oriented Architecture", IEEE International Workshop on Intelligent Signal Processing 2005, pp. 28-31, 2005년 9월*

Also Published As

Publication number Publication date
CN101351792A (zh) 2009-01-21
JP4801163B2 (ja) 2011-10-26
US7725516B2 (en) 2010-05-25
WO2007044598A2 (en) 2007-04-19
WO2007044598A3 (en) 2008-08-14
US20070078921A1 (en) 2007-04-05
KR20080063386A (ko) 2008-07-03
US20100235421A1 (en) 2010-09-16
US8396916B2 (en) 2013-03-12
CN101351792B (zh) 2010-12-22
EP1952269A2 (en) 2008-08-06
JP2009516238A (ja) 2009-04-16
TW200801980A (en) 2008-01-01

Similar Documents

Publication Publication Date Title
US8396916B2 (en) Fast DCT algorithm for DSP with VLIW architecture
CN110263909B (zh) 图像识别方法及装置
JP6073385B2 (ja) スカラー／ベクトル命令を使用したデータ処理システムおよび方法
RU2409837C2 (ru) Система и способ подсчета начальных нулевых разрядов и подсчета начальных единичных разрядов в цифровом процессоре сигналов
US20100122070A1 (en) Combined associative and distributed arithmetics for multiple inner products
JP2011160438A (ja) ビデオ圧縮システムにおける動き推定
MX2007012584A (es) Archivos de registro no divididos unificados para un procesador de senales digital que opera en un ambiente intercalado de multi-ejecucion.
Singhadia et al. Hardware-efficient 2D-DCT/IDCT architecture for portable HEVC-compliant devices
US6930689B1 (en) Hardware extensions for image and video processing
KR101975324B1 (ko) 하이브리드 변환 코딩 방식을 위한 구현 설계
JP2009516238A5 (enExample)
EP1943588B1 (en) Arithmethic logic and shifting device for use in a processor
EP1544797A2 (en) Low power, high performance transform coprocessor for video compression
US20170046168A1 (en) Scalable single-instruction-multiple-data instructions
KR100955555B1 (ko) 디지털 신호 프로세서에서 ２의 보수 연산들을 수행하는시스템 및 방법
Braatz et al. A new hardware friendly 2D-DCT HEVC compliant algorithm and its high throughput and low power hardware design
CN111200732A (zh) 一种反量化反变换方法及装置
CN113761464A (zh) 数据处理方法、介质及电子设备
Lin et al. Nearly lossless content-dependent low-power DCT design for mobile video applications
Dang et al. High-performance low-power BinDCT coprocessor for wireless video applications
Swaminathan et al. Reconfigurable idct architecture on fpga for multiple video standards
Park et al. Architecture of an efficient area and flexible multi-codec processor
Srinivasarao et al. A parallel architecture for successive elimination block matching algorithm
Batta et al. A Parallel Architecture for Successive Elimination Block Matching Algorithm

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E90F Notification of reason for final refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

Fee payment year number: 1

St.27 status event code: A-2-2-U10-U12-oth-PR1002

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20140529

Year of fee payment: 4

PR1001 Payment of annual fee

Fee payment year number: 4

St.27 status event code: A-4-4-U10-U11-oth-PR1001

PR1001 Payment of annual fee

Fee payment year number: 5

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20160330

Year of fee payment: 6

PR1001 Payment of annual fee

Fee payment year number: 6

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20170330

Year of fee payment: 7

PR1001 Payment of annual fee

Fee payment year number: 7

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20180329

Year of fee payment: 8

PR1001 Payment of annual fee

Fee payment year number: 8

St.27 status event code: A-4-4-U10-U11-oth-PR1001

PC1903 Unpaid annual fee

Not in force date: 20190610

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

St.27 status event code: A-4-4-U10-U13-oth-PC1903

PC1903 Unpaid annual fee

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20190610

St.27 status event code: N-4-6-H10-H13-oth-PC1903

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000