JP4737870B2 - Liquid crystal display - Google Patents

Liquid crystal display Download PDF

Info

Publication number
JP4737870B2
JP4737870B2 JP2001161781A JP2001161781A JP4737870B2 JP 4737870 B2 JP4737870 B2 JP 4737870B2 JP 2001161781 A JP2001161781 A JP 2001161781A JP 2001161781 A JP2001161781 A JP 2001161781A JP 4737870 B2 JP4737870 B2 JP 4737870B2
Authority
JP
Japan
Prior art keywords
power supply
wiring
built
liquid crystal
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001161781A
Other languages
Japanese (ja)
Other versions
JP2002350809A (en
Inventor
弘志 田畠
央 富谷
亜希子 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Display Central Inc
Original Assignee
Toshiba Mobile Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Mobile Display Co Ltd filed Critical Toshiba Mobile Display Co Ltd
Priority to JP2001161781A priority Critical patent/JP4737870B2/en
Publication of JP2002350809A publication Critical patent/JP2002350809A/en
Application granted granted Critical
Publication of JP4737870B2 publication Critical patent/JP4737870B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Liquid Crystal (AREA)

Description

【０００１】
【発明の属する技術分野】
本発明は、多結晶シリコンＴＦＴからなる集積回路を内蔵する構成を用いた液晶表示装置に関する。
【０００２】
【従来の技術】
現在の液晶表示装置は、携帯電話やポケットＰＣ（Personal Computer）などに代表されるように高精細・小型化が進んでおり、特に非表示領域のサイズの縮小化が進んでいる。図３に従来の多結晶シリコンＴＦＴ（Thin Film Transistor）からなる集積回路を内蔵した液晶表示装置の回路構成図を示す。１は電源配線Ａ、２は電源配線Ｂ、３は電源配線Ｃ、４はシフトレジスタ回路、５はレベルシフタ回路、６はバッファー回路、７は表示領域である。電源配線Ａ・Ｂ・Ｃは異なる電位である。低温多結晶シリコンＴＦＴからなる集積回路を内蔵する液晶表示パネルでは、画素ＴＦＴ駆動に低温多結晶シリコンＴＦＴからなるシフトレジスタ回路及びレベルシフタ回路及びバッファー回路と駆動回路を動作させる電源配線を有している。
【０００３】
【発明が解決しようとする課題】
低温多結晶シリコンＴＦＴからなる集積回路を内蔵する液晶表示パネルでは、内蔵回路を駆動するための外部入力電源が必要であり、内蔵回路の間に内蔵回路の駆動用の電源配線が必要である。液晶表示パネルの非表示領域は内蔵駆動回路の領域によって決まる。内蔵駆動回路はパネルサイズ及び回路構成が大きくなると電源配線の抵抗を増加さないために電源配線の幅を太くすることになる。図２に多結晶シリコンＴＦＴからなる集積回路を内蔵した液晶表示装置の回路構成図を示す。内蔵回路内の電源配線を太くすることで、内蔵回路に必要な領域が左右方向に多く必要になり、非表示領域が広くなる問題がある。
【０００４】
そこで本発明の目的は、前記の問題点を解決するものであり、液晶表示装置の表示領域を確保し非表示領域の狭くすることにある。
【０００５】
【課題を解決するための手段】
上記目的を達成するため、本発明は多結晶シリコンＴＦＴからなる集積回路を内蔵する液晶表示装置で、多結晶シリコンＴＦＴからなる内蔵集積回路の電源配線が同電位で複数本並列に有る場合、同電位の電源線を網状に接続する配線を配置し、電源配線の抵抗を減らすことで、電源配線の太さを細くすることを可能にする構造にしたものであり、液晶表示装置の表示領域を確保し非表示領域の狭くすることが得られる。
【０００６】
すなわち、本発明の請求項１に記載の発明は、多結晶シリコンＴＦＴからなる駆動回路を内蔵した液晶表示パネルを備え、前記多結晶シリコンＴＦＴからなる内蔵集積回路内の電源配線が同電位で複数本並列に有する液晶表示装置において、これら複数の同電位の電源線間を架け渡す網状接続配線が設けられていることにより、電源配線の抵抗を減らすことで、電源配線の太さを細くすることを可能にする構造にしたものであり、液晶表示装置の表示領域を確保し非表示領域の狭くすることができるという作用を有するものである。
【０００７】
また、請求項２に記載の発明は、多結晶シリコンＴＦＴからなる集積回路を内蔵させ、なおかつ単結晶シリコンからなるＩＣをＣＯＧ実装する構成のＴＦＴを用いた液晶表示装置で、多結晶シリコンＴＦＴからなる内蔵集積回路の電源配線が同電位で複数本並列に有る場合、同電位の電源線を網状に接続する配線を配置し、電源配線の抵抗を減らすことで、電源配線の太さを細くすることを可能にする構造にしたものであり、液晶表示装置の表示領域を確保し非表示領域の狭くすることができるという作用を有するものである。
【０００８】
また、請求項３に記載の発明は、請求項1又は請求項２の多結晶シリコンＴＦＴからなる内蔵集積回路の電源配線を電源配線と異なる層（レイヤー）の導電性膜で構成することを特徴とするもので、同電位の電源線を網状に接続する配線を配置し、電源配線の抵抗を減らすことで、電源配線の太さを細くすることを可能にする構造にしたものであり、液晶表示装置の表示領域を確保し非表示領域の狭くすることができるという作用を有するものである。
【０００９】
【発明の実施の形態】
【００１０】
以下、本発明の実施の形態について図面を参照にしながら説明する。
【００１１】
（第１の実施の形態）
図１は本発明の実施の形態１における多結晶シリコンＴＦＴからなる内蔵回路の構成図を示す。１は電源配線Ａ、２は電源配線Ｂ、３は電源配線Ｃ、４ａ，４ｂはシフトレジスタ回路、５はレベルシフタ回路、６はバッファー回路、７は表示領域、８ａ，８ｂは電源配線A用の網状接続配線、９ａ，９ｂは電源配線B用の網状接続配線、１０ａ，１０ｂは電源配線C用の網状接続配線である。電源配線Ａ・Ｂ・Ｃは異なる電位である。内蔵回路間に配線された同電位の電源配線を、電源配線と垂直に網状に接続する配線することで電源配線の抵抗を下げ、電源配線を細くする構造にしている。つまり、複数の同電位の電源線Ａ・Ｂ・Ｃ間を架け渡す網状接続配線８ａ，８ｂ，９ａ，９ｂ，１０ａ，１０を設け、電源配線の抵抗を下げ、電源配線を細くする構造にし、内蔵回路に必要な非表示領域を横方向と縦方向に狭くすることを可能にする。
【００１２】
（第２の実施の形態）
図２は本発明の第２の実施の形態における、前記液晶表示装置にて、電源配線と垂直に網状に接続する配線を電源配線と異なる層（レイヤー）の導電性膜で形成する構成図を示す。１は電源配線Ａ、２は電源配線Ｂ、４ａ，４ｂはシフトレジスタ回路、８は電源配線Ａ用の網状接続配線、１１は絶縁膜である。内蔵駆動回路領域で電源配線と異なるレイヤー（層）の導電性膜にて同電位の電源配線を網上に接続する配線を形成させることで、異なる電位の電源配線および駆動回路をバイパスさせる。これによって電源配線の抵抗を下げ、電源配線を細くする構造にして、内蔵回路に必要な非表示領域を横方向縦方向に狭くすることを可能にする。
【００１３】
【発明の効果】
以上説明したように本発明は、多結晶シリコンＴＦＴからなる集積回路を内蔵した液晶表示パネルもしくは多結晶シリコンＴＦＴからなる集積回路を内蔵させ、なおかつ単結晶シリコンからなるＩＣをＣＯＧ（chip on glass）実装する構成のＴＦＴを用いた液晶表示パネルで、前記多結晶シリコンＴＦＴからなる内蔵集積回路内の電源配線が同電位で複数本並列に有る場合、同電位の電源線を網状に接続する配線を配置し、電源配線の抵抗を減らすことで、電源配線の太さを細くする構造にしたものであり、液晶表示装置の表示領域を確保し非表示領域の狭くすることを可能にする。非表示領域を狭くすることで、携帯電話やポケットＰＣでパネルサイズに制約が有る場合、表示領域を大きくとれ、また表示領域が同サイズである場合、非表示領域が狭くなることでパネルサイズが小さくなり、商品価値を高めることが可能である。また、表示領域が同サイズの場合非表示領域が狭くなることで、低温多結晶シリコンＴＦＴ基板での取れ数が多くなり、コストダウンをすることが可能である。
【００１４】
【図面の簡単な説明】
【図１】本発明の第１の実施の形態における液晶表示装置の構成図
【図２】本発明の第２の実施の形態における液晶表示装置の構成図
【図３】従来の液晶表示装置の構成図
【符号の説明】
１ 電源配線Ａ
２ 電源配線Ｂ
３ 電源配線Ｃ
４ａ，４ｂ シフトレジスタ回路
５ レベルシフタ回路
６ バッファー回路
７ 表示領域
８，８ａ，８ｂ 電源配線A用の網状接続配線
９ａ，９ｂ 電源配線B用の網状接続配線
１０ａ，１０ｂ 電源配線C用の網状接続配線
１１ 絶縁膜[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a liquid crystal display device using a configuration incorporating an integrated circuit made of polycrystalline silicon TFTs.
[0002]
[Prior art]
The current liquid crystal display devices have been advanced in high definition and miniaturization as typified by mobile phones and pocket PCs (Personal Computers), and in particular, the size of non-display areas has been reduced. FIG. 3 shows a circuit configuration diagram of a liquid crystal display device incorporating an integrated circuit made of a conventional polycrystalline silicon TFT (Thin Film Transistor). 1 is a power supply line A, 2 is a power supply line B, 3 is a power supply line C, 4 is a shift register circuit, 5 is a level shifter circuit, 6 is a buffer circuit, and 7 is a display area. The power supply lines A, B, and C are at different potentials. A liquid crystal display panel incorporating an integrated circuit made of low-temperature polycrystalline silicon TFT has a shift register circuit made of low-temperature polycrystalline silicon TFT, a level shifter circuit, a buffer circuit, and a power supply wiring for operating the drive circuit for driving the pixel TFT. .
[0003]
[Problems to be solved by the invention]
In a liquid crystal display panel incorporating an integrated circuit made of low-temperature polycrystalline silicon TFT, an external input power supply for driving the built-in circuit is required, and a power supply wiring for driving the built-in circuit is required between the built-in circuits. The non-display area of the liquid crystal display panel is determined by the area of the built-in drive circuit. When the panel size and circuit configuration of the built-in drive circuit are increased, the width of the power supply wiring is increased in order not to increase the resistance of the power supply wiring. FIG. 2 shows a circuit configuration diagram of a liquid crystal display device incorporating an integrated circuit made of polycrystalline silicon TFTs. By thickening the power supply wiring in the built-in circuit, there is a problem that a large area required for the built-in circuit is required in the left-right direction, and the non-display area is widened.
[0004]
Accordingly, an object of the present invention is to solve the above-mentioned problems, and is to secure a display area of a liquid crystal display device and to narrow a non-display area.
[0005]
[Means for Solving the Problems]
In order to achieve the above object, the present invention is a liquid crystal display device incorporating an integrated circuit made of polycrystalline silicon TFTs. When the power supply wirings of the built-in integrated circuit made of polycrystalline silicon TFTs are in parallel at the same potential, The wiring that connects the power supply lines of the potential to the network is arranged, and the resistance of the power supply wiring is reduced, so that the thickness of the power supply wiring can be reduced, and the display area of the liquid crystal display device is reduced. It is possible to secure and narrow the non-display area.
[0006]
That is, the invention according to claim 1 of the present invention includes a liquid crystal display panel having a drive circuit made of polycrystalline silicon TFTs, and a plurality of power supply wirings in the built-in integrated circuit made of polycrystalline silicon TFTs have the same potential. In this parallel liquid crystal display device, the thickness of the power supply wiring is reduced by reducing the resistance of the power supply wiring by providing the network connection wiring that bridges between the plurality of power supply lines having the same potential. The liquid crystal display device has a function of securing a display area and narrowing a non-display area.
[0007]
The invention described in claim 2 is a liquid crystal display device using a TFT in which an integrated circuit made of a polycrystalline silicon TFT is incorporated and an IC made of single crystal silicon is COG mounted. When there are multiple power supply wirings of the built-in integrated circuit with the same potential in parallel, arrange the wirings connecting the power supply lines of the same potential in a mesh shape, and reduce the resistance of the power supply wiring, thereby reducing the thickness of the power supply wiring In this structure, the display area of the liquid crystal display device can be secured and the non-display area can be narrowed.
[0008]
According to a third aspect of the present invention, the power supply wiring of the built-in integrated circuit comprising the polycrystalline silicon TFT according to the first or second aspect is constituted by a conductive film of a layer different from the power supply wiring. The wiring that connects the power lines of the same potential in a net pattern is arranged, and the resistance of the power wiring is reduced, so that the thickness of the power wiring can be reduced. The display device has a function of securing a display area and narrowing a non-display area.
[0009]
DETAILED DESCRIPTION OF THE INVENTION
[0010]
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
[0011]
(First embodiment)
FIG. 1 shows a configuration diagram of a built-in circuit composed of a polycrystalline silicon TFT according to the first embodiment of the present invention. 1 is a power supply wiring A, 2 is a power supply wiring B, 3 is a power supply wiring C, 4a and 4b are shift register circuits, 5 is a level shifter circuit, 6 is a buffer circuit, 7 is a display area, 8a and 8b are for the power supply wiring A Reticulated connection wiring, 9a and 9b are reticulated connection wiring for power supply wiring B, and 10a and 10b are reticulated connection wiring for power supply wiring C. The power supply lines A, B, and C are at different potentials. The power supply wiring of the same potential wired between the built-in circuits is connected to the power supply wiring in a mesh pattern so that the resistance of the power supply wiring is lowered and the power supply wiring is thinned. In other words, a network connection wiring 8a, 8b, 9a, 9b, 10a, 10 that bridges a plurality of power lines A, B, and C of the same potential is provided, the resistance of the power wiring is lowered, and the power wiring is thinned. The non-display area necessary for the built-in circuit can be narrowed in the horizontal and vertical directions.
[0012]
(Second Embodiment)
FIG. 2 is a configuration diagram in which, in the liquid crystal display device according to the second embodiment of the present invention, wirings connected in a mesh pattern perpendicular to the power supply wirings are formed of a conductive film in a layer different from the power supply wirings. Show. 1 is a power supply wiring A, 2 is a power supply wiring B, 4a and 4b are shift register circuits, 8 is a network connection wiring for the power supply wiring A, and 11 is an insulating film. In the built-in drive circuit region, a power line having the same potential is connected to the net by a conductive film of a layer (layer) different from the power line, thereby bypassing the power line and the drive circuit having different potentials. As a result, the resistance of the power supply wiring is lowered and the power supply wiring is thinned, so that the non-display area necessary for the built-in circuit can be narrowed in the horizontal and vertical directions.
[0013]
【The invention's effect】
As described above, the present invention incorporates a liquid crystal display panel incorporating an integrated circuit made of polycrystalline silicon TFTs or an integrated circuit made of polycrystalline silicon TFTs, and an IC made of single crystal silicon is formed by COG (chip on glass). In a liquid crystal display panel using TFTs configured to be mounted, when there are a plurality of power supply wirings in the built-in integrated circuit composed of the polycrystalline silicon TFTs in parallel at the same potential, wiring for connecting the power supply lines of the same potential in a mesh pattern By arranging and reducing the resistance of the power supply wiring, the thickness of the power supply wiring is reduced, and the display area of the liquid crystal display device can be secured and the non-display area can be narrowed. By narrowing the non-display area, if the panel size is limited in mobile phones and pocket PCs, the display area can be made large. If the display area is the same size, the non-display area becomes narrow and the panel size is reduced. It is possible to reduce the product value. Further, when the display area is the same size, the non-display area is narrowed, so that the number of low-temperature polycrystalline silicon TFT substrates can be increased, and the cost can be reduced.
[0014]
[Brief description of the drawings]
FIG. 1 is a configuration diagram of a liquid crystal display device according to a first embodiment of the present invention. FIG. 2 is a configuration diagram of a liquid crystal display device according to a second embodiment of the present invention. Configuration diagram [Explanation of symbols]
1 Power supply wiring A
2 Power supply wiring B
3 Power supply wiring C
4a, 4b Shift register circuit 5 Level shifter circuit 6 Buffer circuit 7 Display area 8, 8a, 8b Mesh connection wiring 9a, 9b for power supply wiring A Mesh connection wiring 10a, 10b for power supply wiring B Mesh connection wiring for power supply wiring C 11 Insulating film

Claims (3)

多結晶シリコンＴＦＴからなる集積回路が内蔵された液晶表示パネルを備え、前記集積回路内で、同電位の電源配線が、異なる電位の電源配線と内蔵回路を間に挟んで複数本並列に配され、これら複数の同電位の電源線間を架け渡す網状接続配線が、前記集積回路内で、前記異なる電位の電源配線と前記内蔵回路を跨いで前記同電位の電源配線の長手方向と垂直な方向に設けられており、前記網状接続配線が導電性膜で形成されているとともに、前記網状接続配線と、前記異なる電位の電源配線並びに前記内蔵回路と、の間には絶縁膜が形成されていることを特徴とする液晶表示装置。Comprising a liquid crystal display panel on which an integrated circuit is built of polycrystalline silicon TFT, with the integrated circuit, the power supply lines of the potential, are arranged in a plurality of parallel in between the power lines and built-in circuit of the different potential A network connection wiring that spans between the plurality of power lines with the same potential is in a direction perpendicular to the longitudinal direction of the power wiring with the same potential across the power wiring with the different potential and the built-in circuit in the integrated circuit. The network connection wiring is formed of a conductive film, and an insulating film is formed between the network connection wiring, the power supply wiring of different potential, and the built-in circuit. A liquid crystal display device characterized by the above. 多結晶シリコンＴＦＴからなる集積回路が内蔵され、さらに、単結晶シリコンからなるＩＣがＣＯＧ実装された構成のＴＦＴを用いた液晶表示パネルを備え、前記集積回路内で、同電位の電源配線が、異なる電位の電源配線と内蔵回路を間に挟んで複数本並列に配され、これら複数の同電位の電源線間を架け渡す網状接続配線が、前記集積回路内で、前記異なる電位の電源配線と前記内蔵回路を跨いで前記同電位の電源配線の長手方向と垂直な方向に設けられており、前記網状接続配線が導電性膜で形成されているとともに、前記網状接続配線と、前記異なる電位の電源配線並びに前記内蔵回路と、の間には絶縁膜が形成されていることを特徴とする液晶表示装置。 Built integrated circuits made of polycrystalline silicon TFT is further provided with a liquid crystal display panel which IC made of single crystal silicon using the TFT of the COG mounting configurations, in the integrated circuit, the same potential power wiring, A plurality of power supply lines having different potentials and a built-in circuit are arranged in parallel, and a network connection wiring that bridges between the plurality of power lines having the same potential is connected to the power supply lines having different potentials in the integrated circuit. It is provided in a direction perpendicular to the longitudinal direction of the power supply wiring of the same potential across the built-in circuit, the mesh connection wiring is formed of a conductive film, and the mesh connection wiring and the different potential A liquid crystal display device , wherein an insulating film is formed between a power supply wiring and the built-in circuit . 前記網状接続配線が、前記集積回路内で、前記同電位の電源配線と異なる層に形成されていることを特徴とする請求項１又は２記載の液晶表示装置。The mesh connecting wires, said in an integrated circuit, the liquid crystal display device according to claim 1 or 2, characterized in that it is formed in different layers with the power supply wiring of the same potential.
JP2001161781A 2001-05-30 2001-05-30 Liquid crystal display Expired - Fee Related JP4737870B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001161781A JP4737870B2 (en) 2001-05-30 2001-05-30 Liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001161781A JP4737870B2 (en) 2001-05-30 2001-05-30 Liquid crystal display

Publications (2)

Publication Number Publication Date
JP2002350809A JP2002350809A (en) 2002-12-04
JP4737870B2 true JP4737870B2 (en) 2011-08-03

Family

ID=19005005

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001161781A Expired - Fee Related JP4737870B2 (en) 2001-05-30 2001-05-30 Liquid crystal display

Country Status (1)

Country Link
JP (1) JP4737870B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4997867B2 (en) * 2006-08-17 2012-08-08 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
EP2541533A1 (en) * 2010-02-25 2013-01-02 Sharp Kabushiki Kaisha Display device
KR102327085B1 (en) 2014-10-20 2021-11-17 삼성디스플레이 주식회사 Organic light-emitting display apparatus
EP4020575A4 (en) * 2019-08-23 2022-12-14 BOE Technology Group Co., Ltd. Display device and manufacturing method therefor
CN111474785A (en) * 2020-05-12 2020-07-31 深圳市华星光电半导体显示技术有限公司 Liquid crystal display panel
CN115768205A (en) * 2022-11-29 2023-03-07 京东方科技集团股份有限公司 Display substrate and display device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61156751A (en) * 1984-12-28 1986-07-16 Fujitsu Ltd Semiconductor integrated circuit
JPH0282552A (en) * 1988-09-19 1990-03-23 Fujitsu Ltd Semiconductor integrated circuit
JPH05335484A (en) * 1992-06-01 1993-12-17 Hitachi Ltd Power supply wiring for semiconductor integrated circuit
JPH0613589A (en) * 1992-06-25 1994-01-21 Seiko Epson Corp Master slice semiconductor device
JPH08114817A (en) * 1994-10-14 1996-05-07 Toshiba Corp Liquid crystal display device
JPH10133218A (en) * 1996-11-01 1998-05-22 Hitachi Ltd Equipment mounting tape carrier package and liquid crystal display device
JPH1187510A (en) * 1997-07-10 1999-03-30 Kawasaki Steel Corp Wiring structure, forming method thereof, and semiconductor integrated circuit applying thereof
JP2000305527A (en) * 1999-04-20 2000-11-02 Seiko Epson Corp Driving circuit of electrooptic device, electrooptic device and electronic equipment
JP2001109435A (en) * 1999-10-05 2001-04-20 Toshiba Corp Display device
JP2001134238A (en) * 1999-11-05 2001-05-18 Toshiba Corp Display device

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61156751A (en) * 1984-12-28 1986-07-16 Fujitsu Ltd Semiconductor integrated circuit
JPH0282552A (en) * 1988-09-19 1990-03-23 Fujitsu Ltd Semiconductor integrated circuit
JPH05335484A (en) * 1992-06-01 1993-12-17 Hitachi Ltd Power supply wiring for semiconductor integrated circuit
JPH0613589A (en) * 1992-06-25 1994-01-21 Seiko Epson Corp Master slice semiconductor device
JPH08114817A (en) * 1994-10-14 1996-05-07 Toshiba Corp Liquid crystal display device
JPH10133218A (en) * 1996-11-01 1998-05-22 Hitachi Ltd Equipment mounting tape carrier package and liquid crystal display device
JPH1187510A (en) * 1997-07-10 1999-03-30 Kawasaki Steel Corp Wiring structure, forming method thereof, and semiconductor integrated circuit applying thereof
JP2000305527A (en) * 1999-04-20 2000-11-02 Seiko Epson Corp Driving circuit of electrooptic device, electrooptic device and electronic equipment
JP2001109435A (en) * 1999-10-05 2001-04-20 Toshiba Corp Display device
JP2001134238A (en) * 1999-11-05 2001-05-18 Toshiba Corp Display device

Also Published As

Publication number Publication date
JP2002350809A (en) 2002-12-04

Similar Documents

Publication Publication Date Title
JP6772217B2 (en) Display circuit with reduced metal routing resistance
KR101113031B1 (en) Pad layout structure of driver IC chip
JPH0954333A (en) Display device and ic chip used for the same
JP4689202B2 (en) Driving device and display device
JP3708467B2 (en) Display device
US7791702B2 (en) Display panel comprising sections of at least one of the connecting wires having different thicknesses and method of manufacturing the same
JP4034915B2 (en) Semiconductor chip and liquid crystal display device
US20170269744A1 (en) Display With Touch Sensor Circuitry
JP4526415B2 (en) Display device and glass substrate for display device
JP4737870B2 (en) Liquid crystal display
CN107290903B (en) Array substrate, display panel and display device
WO2011052258A1 (en) Display panel and display apparatus
JP2004109969A (en) Liquid crystal display
JP3645667B2 (en) Liquid crystal display
JP2006250984A (en) Electrooptical apparatus, manufacturing method for the same and electronic equipment
JP3779083B2 (en) Semiconductor circuit board
JP2005268282A (en) Mounted structure of semiconductor chip and display device using it
JP2004037956A (en) Liquid crystal display and its drive circuit
JP5443271B2 (en) Display device
JP4614244B2 (en) Semiconductor device for liquid crystal display
JP2004252178A (en) Electro-optical panel, manufacturing method therefor, and electro-optical device, and electronic equipment
US7446759B2 (en) Array substrate for flat display device
JP3237038B2 (en) Liquid crystal display
TWI322296B (en) Liquid cyrstal display (lcd) and a circuit pattern thereon
KR20060089410A (en) Apparatus for video display

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20061110

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070112

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080421

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110125

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110125

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110221

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110404

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110426

R150 Certificate of patent or registration of utility model

Ref document number: 4737870

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140513

Year of fee payment: 3

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140513

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees