JP4522056B2 - 整合のとれた応答を生じる４ドロップ・バス - Google Patents
整合のとれた応答を生じる４ドロップ・バス Download PDFInfo
- Publication number
- JP4522056B2 JP4522056B2 JP2003163514A JP2003163514A JP4522056B2 JP 4522056 B2 JP4522056 B2 JP 4522056B2 JP 2003163514 A JP2003163514 A JP 2003163514A JP 2003163514 A JP2003163514 A JP 2003163514A JP 4522056 B2 JP4522056 B2 JP 4522056B2
- Authority
- JP
- Japan
- Prior art keywords
- transmission line
- impedance
- transmission
- transmission lines
- termination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P5/00—Coupling devices of the waveguide type
- H01P5/12—Coupling devices having more than two ports
Landscapes
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/176,833 US6744332B2 (en) | 2002-06-21 | 2002-06-21 | Four-drop bus with matched response |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004032751A JP2004032751A (ja) | 2004-01-29 |
| JP2004032751A5 JP2004032751A5 (enExample) | 2006-07-27 |
| JP4522056B2 true JP4522056B2 (ja) | 2010-08-11 |
Family
ID=29734230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003163514A Expired - Fee Related JP4522056B2 (ja) | 2002-06-21 | 2003-06-09 | 整合のとれた応答を生じる４ドロップ・バス |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6744332B2 (enExample) |
| JP (1) | JP4522056B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4486422B2 (ja) * | 2004-06-25 | 2010-06-23 | 矢崎総業株式会社 | 集中分岐型ネットワークシステム及びジョイントコネクタ |
| KR100691583B1 (ko) * | 2004-12-31 | 2007-03-09 | 학교법인 포항공과대학교 | 다중 종단 저항들을 갖는 멀티 드롭 버스 구조의 메모리시스템 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4560964A (en) * | 1985-02-28 | 1985-12-24 | Eaton Corporation | Compact step tuned filter |
| JP2580171B2 (ja) * | 1987-05-29 | 1997-02-12 | ソニー株式会社 | バスライン用コネクタ |
| US5949825A (en) * | 1997-09-17 | 1999-09-07 | Hewlett-Packard Co. | Regenerative clamp for multi-drop busses |
| US6191663B1 (en) * | 1998-12-22 | 2001-02-20 | Intel Corporation | Echo reduction on bit-serial, multi-drop bus |
| US6625682B1 (en) * | 1999-05-25 | 2003-09-23 | Intel Corporation | Electromagnetically-coupled bus system |
| JP2001333115A (ja) * | 2000-05-22 | 2001-11-30 | Matsushita Electric Ind Co Ltd | ペアケーブルを用いたマルチドロップ伝送システム |
| US6356106B1 (en) * | 2000-09-12 | 2002-03-12 | Micron Technology, Inc. | Active termination in a multidrop memory system |
| JP4269629B2 (ja) * | 2002-10-11 | 2009-05-27 | パナソニック電工株式会社 | 通信システム |
-
2002
- 2002-06-21 US US10/176,833 patent/US6744332B2/en not_active Expired - Fee Related
-
2003
- 2003-06-09 JP JP2003163514A patent/JP4522056B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2004032751A (ja) | 2004-01-29 |
| US6744332B2 (en) | 2004-06-01 |
| US20030234701A1 (en) | 2003-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3828652B2 (ja) | 差動信号伝送回路 | |
| US6191663B1 (en) | Echo reduction on bit-serial, multi-drop bus | |
| JPH07202947A (ja) | 信号伝送回路 | |
| US5548734A (en) | Equal length symmetric computer bus topology | |
| CN107112040A (zh) | 用于更好信号质量的新颖高速信号路由拓扑 | |
| US5650757A (en) | Impedance stepping for increasing the operating speed of computer backplane busses | |
| CN100555850C (zh) | 用于数字器件互连的装置、方法和网络 | |
| WO2000070474A1 (en) | Apparatus for reducing reflections when using dynamic termination logic signaling | |
| JP2002023900A (ja) | 短いループスルー方式のメモリシステム構成を有するメモリモジュール | |
| JP3442273B2 (ja) | バスシステムおよび回路基板 | |
| JP2004062530A (ja) | メモリモジュール及びメモリシステム | |
| JP4522056B2 (ja) | 整合のとれた応答を生じる４ドロップ・バス | |
| JP2002033775A (ja) | インターフェース回路 | |
| JP4048023B2 (ja) | 非接触差動バスのコモンノイズ減少 | |
| EP0836302A2 (en) | Communication system having a closed loop bus structure | |
| JP3755338B2 (ja) | 無反射分岐バスシステム | |
| JP2000013333A (ja) | ノイズ除去方法および伝送回路 | |
| JP2004281960A (ja) | 符号間干渉抑制抵抗を用いた超高速インタフェース | |
| US6437660B1 (en) | Method of increasing bus performance to reduce signal propagation delay and achieve incident wave switching | |
| US6366972B1 (en) | Multi-user communication bus with a resistive star configuration termination | |
| JP3438375B2 (ja) | 信号伝送装置及び信号受信モジュール | |
| JP4451614B2 (ja) | 個別に整合されたライン・インピーダンスを有するデータ・バス及びライン・インピーダンスの整合方法 | |
| US6756862B2 (en) | Six-drop bus with matched response | |
| US6384622B2 (en) | Device for cancelling the reflection effects between a driver and a plurality of receivers | |
| US7161377B2 (en) | Bus type connection system in particular for backplanes |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060608 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060608 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091104 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100204 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100209 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100416 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100511 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100525 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130604 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |