JP4520742B2 - 非同期及び同期領域間の変換を促進する手法 - Google Patents

非同期及び同期領域間の変換を促進する手法 Download PDF

Info

Publication number
JP4520742B2
JP4520742B2 JP2003568541A JP2003568541A JP4520742B2 JP 4520742 B2 JP4520742 B2 JP 4520742B2 JP 2003568541 A JP2003568541 A JP 2003568541A JP 2003568541 A JP2003568541 A JP 2003568541A JP 4520742 B2 JP4520742 B2 JP 4520742B2
Authority
JP
Japan
Prior art keywords
data
asynchronous
token
transfer
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003568541A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005518018A (ja
JP2005518018A5 (enExample
Inventor
デイビス・マイケル・アイ．
ラインズ・アンドリュー
サウスワース・ロバート
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fulcrum Microsystems Inc
Original Assignee
Fulcrum Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fulcrum Microsystems Inc filed Critical Fulcrum Microsystems Inc
Publication of JP2005518018A publication Critical patent/JP2005518018A/ja
Publication of JP2005518018A5 publication Critical patent/JP2005518018A5/ja
Application granted granted Critical
Publication of JP4520742B2 publication Critical patent/JP4520742B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G06F13/4059—Coupling between buses using bus bridges where the bridge performs a synchronising function where the synchronisation uses buffers, e.g. for speed matching between buses

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
JP2003568541A 2002-02-12 2003-02-11 非同期及び同期領域間の変換を促進する手法 Expired - Fee Related JP4520742B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US35720102P 2002-02-12 2002-02-12
US10/212,574 US6950959B2 (en) 2002-02-12 2002-08-01 Techniques for facilitating conversion between asynchronous and synchronous domains
PCT/US2003/004344 WO2003069485A2 (en) 2002-02-12 2003-02-11 Techniques for facilitating conversion between asynchronous and synchronous domains

Publications (3)

Publication Number Publication Date
JP2005518018A JP2005518018A (ja) 2005-06-16
JP2005518018A5 JP2005518018A5 (enExample) 2005-12-22
JP4520742B2 true JP4520742B2 (ja) 2010-08-11

Family

ID=27737078

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003568541A Expired - Fee Related JP4520742B2 (ja) 2002-02-12 2003-02-11 非同期及び同期領域間の変換を促進する手法

Country Status (7)

Country Link
US (2) US6950959B2 (enExample)
EP (1) EP1474748B1 (enExample)
JP (1) JP4520742B2 (enExample)
AT (1) ATE401607T1 (enExample)
AU (1) AU2003215211A1 (enExample)
DE (1) DE60322185D1 (enExample)
WO (1) WO2003069485A2 (enExample)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1647474A (zh) * 2002-04-17 2005-07-27 皇家飞利浦电子股份有限公司 数据通信总线
US7324564B2 (en) * 2003-02-20 2008-01-29 Sun Microsystems, Inc. Transmitting odd-sized packets over a double data rate link
JP2004326222A (ja) * 2003-04-22 2004-11-18 Renesas Technology Corp データ処理システム
US7275171B2 (en) * 2003-05-22 2007-09-25 Rambus Inc. Method and apparatus for programmable sampling clock edge selection
JP4904154B2 (ja) * 2003-07-14 2012-03-28 フルクラム・マイクロシステムズ・インコーポレーテッド 非同期スタティックランダムアクセスメモリ
JP3852437B2 (ja) * 2003-11-19 2006-11-29 セイコーエプソン株式会社 同期・非同期インターフェース回路及び電子機器
US20050177660A1 (en) * 2004-02-05 2005-08-11 Rajesh Mamidwar Method and system for merged rate-smoothing buffer with burst buffer
US7831853B2 (en) * 2004-03-01 2010-11-09 St-Ericsson Sa Circuit comprising mutually asynchronous circuit modules
EP1745384B1 (en) * 2004-04-28 2009-12-16 Koninklijke Philips Electronics N.V. Circuit with asynchronous/synchronous interface
US8055821B2 (en) * 2004-11-17 2011-11-08 International Business Machines Corporation Apparatus, system, and method for converting a synchronous interface into an asynchronous interface
US7584449B2 (en) * 2004-11-22 2009-09-01 Fulcrum Microsystems, Inc. Logic synthesis of multi-level domino asynchronous pipelines
US7543172B2 (en) * 2004-12-21 2009-06-02 Rambus Inc. Strobe masking in a signaling system having multiple clock domains
US7814280B2 (en) * 2005-01-12 2010-10-12 Fulcrum Microsystems Inc. Shared-memory switch fabric architecture
JP4786354B2 (ja) * 2006-01-27 2011-10-05 株式会社日立製作所 ｉＳＣＳＩ通信制御方法とそれを用いた記憶システム
US7668186B1 (en) * 2006-03-07 2010-02-23 Xilinx, Inc. Token ecosystem for buffer management
US7610567B2 (en) * 2006-04-27 2009-10-27 Achronix Semiconductor Corporation Systems and methods for performing automated conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs
WO2007139928A2 (en) * 2006-05-24 2007-12-06 The Trustees Of Columbia University In The City Of New York Methods, media, and means for forming asynchronous logic networks
US7880499B2 (en) 2006-06-28 2011-02-01 Achronix Semiconductor Corporation Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics
US7916718B2 (en) * 2007-04-19 2011-03-29 Fulcrum Microsystems, Inc. Flow and congestion control in switch architectures for multi-hop, memory efficient fabrics
JP5030698B2 (ja) * 2007-07-24 2012-09-19 株式会社リコー 半導体装置及びノイズ低減方法
US7701255B2 (en) * 2007-11-06 2010-04-20 Elastix Corporation Variability-aware scheme for asynchronous circuit initialization
TWI407744B (zh) * 2008-02-04 2013-09-01 Realtek Semiconductor Corp 網路信號處理裝置
JP5017153B2 (ja) * 2008-03-14 2012-09-05 富士通株式会社 非同期同期通信網の変換装置、データ変換方法、データ変換プログラム、及び通信システム
US8495543B2 (en) * 2008-06-18 2013-07-23 University Of Southern California Multi-level domino, bundled data, and mixed templates
US8370557B2 (en) * 2008-12-19 2013-02-05 Intel Corporation Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory
US8074193B2 (en) * 2009-03-11 2011-12-06 Institute of Computer Science (ICS) of the Foundation for Research & Technology Hellas-Foundation for Research and Technology Hellas (FORTH) Apparatus and method for mixed single-rail and dual-rail combinational logic with completion detection
US8161435B2 (en) 2009-07-20 2012-04-17 Achronix Semiconductor Corporation Reset mechanism conversion
US8301933B2 (en) * 2009-09-14 2012-10-30 Achronix Semiconductor Corporation Multi-clock asynchronous logic circuits
US7900078B1 (en) * 2009-09-14 2011-03-01 Achronix Semiconductor Corporation Asynchronous conversion circuitry apparatus, systems, and methods
US9026761B2 (en) * 2010-12-20 2015-05-05 Stmicroelectronics (Grenoble 2) Sas Interface system, and corresponding integrated circuit and method
EP2466478B1 (en) * 2010-12-20 2013-11-27 STMicroelectronics (Grenoble 2) SAS Communication system, and corresponding integrated circuit and method
US8599982B2 (en) 2010-12-20 2013-12-03 Stmicroelectronics S.R.L. Interface system, and corresponding integrated circuit and method
FR2978315B1 (fr) * 2011-07-20 2013-09-13 Thales Sa Reseau de transmission d'informations et noeud de reseau correspondant
ITTO20120289A1 (it) * 2012-04-02 2013-10-03 St Microelectronics Srl Circuito per comunicazioni asincrone, sistema e procedimento relativi
GB2513529A (en) * 2012-11-15 2014-11-05 Ibm System and method of low latency data tranfer between clock domains operated in various synchronization modes
US9520180B1 (en) 2014-03-11 2016-12-13 Hypres, Inc. System and method for cryogenic hybrid technology computing and memory
US9558309B2 (en) * 2014-05-09 2017-01-31 University Of Southern California Timing violation resilient asynchronous template
US9843339B1 (en) * 2016-08-26 2017-12-12 Hrl Laboratories, Llc Asynchronous pulse domain to synchronous digital domain converter
WO2020008229A1 (en) * 2018-07-03 2020-01-09 Dolphin Integration Circuit and method for protecting asynchronous circuits
CN113407467B (zh) * 2021-07-19 2023-05-30 北京中科芯蕊科技有限公司 一种基于Mousetrap的同步异步转换接口及装置

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4773066A (en) 1986-04-15 1988-09-20 The Mitre Corporation Synchronized multiple access apparatus and method for a local area network
US4849751A (en) 1987-06-08 1989-07-18 American Telephone And Telegraph Company, At&T Bell Laboratories CMOS Integrated circuit digital crossbar switching arrangement
US4954983A (en) * 1987-10-13 1990-09-04 Tektronix, Inc. Data driver for multiple mode buffered processor-peripheral data transfer with selective return of data to processor
US5452231A (en) 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
US5752070A (en) 1990-03-19 1998-05-12 California Institute Of Technology Asynchronous processors
US5418930A (en) * 1991-09-05 1995-05-23 International Business Machines Corporation Circuit for interfacing asynchronous to synchronous communications
JPH0581192A (ja) * 1991-09-18 1993-04-02 Fujitsu Ltd バスアービトレーシヨン方式
JPH0784947A (ja) * 1993-09-20 1995-03-31 Hitachi Ltd インターフェース装置
JPH0784948A (ja) * 1993-09-20 1995-03-31 Hitachi Ltd インターフェース装置
JPH07249001A (ja) * 1994-03-14 1995-09-26 Hitachi Ltd インターフェース装置
US5586273A (en) * 1994-08-18 1996-12-17 International Business Machines Corporation HDLC asynchronous to synchronous converter
US5659684A (en) * 1995-02-03 1997-08-19 Isdn Systems Corporation Methods and apparatus for interconnecting personal computers (PCs) and local area networks (LANs) using packet protocols transmitted over a digital data service (DDS)
US5949791A (en) * 1996-03-19 1999-09-07 Lucent Technologies Inc. Method and apparatus for converting synchronous narrowband signals into broadband asynchronous transfer mode signals in an integrated telecommunications network
US5802055A (en) 1996-04-22 1998-09-01 Apple Computer, Inc. Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads
GB2313524A (en) * 1996-05-24 1997-11-26 Ibm Providing communications links in a computer network
US6065082A (en) * 1996-08-06 2000-05-16 International Business Machines Corporation HDLC asynchronous to synchronous converter
US5892764A (en) * 1996-09-16 1999-04-06 Sphere Communications Inc. ATM LAN telephone system
US6219711B1 (en) * 1997-05-13 2001-04-17 Micron Electronics, Inc. Synchronous communication interface
JP3791139B2 (ja) * 1997-07-30 2006-06-28 株式会社デンソー 車両用制御装置
JP3488812B2 (ja) * 1997-08-28 2004-01-19 シャープ株式会社 データ伝送路
US6038656A (en) 1997-09-12 2000-03-14 California Institute Of Technology Pipelined completion for asynchronous communication
US6246733B1 (en) * 1998-05-20 2001-06-12 International Business Machines Corporation Synchronous interface for asynchronous data detection channels
US6279065B1 (en) 1998-06-03 2001-08-21 Compaq Computer Corporation Computer system with improved memory access
JP2000172636A (ja) * 1998-12-08 2000-06-23 Canon Inc リアルタイムデータ転送系の非同期系データ転送制御装置および方法
US6301630B1 (en) 1998-12-10 2001-10-09 International Business Machines Corporation Interrupt response in a multiple set buffer pool bus bridge
US6374307B1 (en) 1999-02-12 2002-04-16 Steve A. Ristau Non-intrusive DWDM billing system
TW507418B (en) * 1999-02-26 2002-10-21 Via Tech Inc Synchronization element for converting asynchronous pulse signal into synchronous pulse signal
US6230228B1 (en) 1999-04-01 2001-05-08 Intel Corporation Efficient bridge architecture for handling multiple write transactions simultaneously
JP3663351B2 (ja) * 2000-02-28 2005-06-22 シャープ株式会社 自己同期システムとクロック同期システムとのインタフェース装置
US7006498B2 (en) 2000-08-09 2006-02-28 International Business Machines Corporation System for transmitting local area network (LAN) data frames through an asynchronous transfer mode (ATM) crossbar switch

Also Published As

Publication number Publication date
WO2003069485A3 (en) 2004-04-01
ATE401607T1 (de) 2008-08-15
AU2003215211A1 (en) 2003-09-04
US20030159078A1 (en) 2003-08-21
JP2005518018A (ja) 2005-06-16
US6950959B2 (en) 2005-09-27
US6961863B2 (en) 2005-11-01
WO2003069485A2 (en) 2003-08-21
EP1474748A2 (en) 2004-11-10
EP1474748B1 (en) 2008-07-16
US20030165158A1 (en) 2003-09-04
AU2003215211A8 (en) 2003-09-04
DE60322185D1 (de) 2008-08-28

Similar Documents

Publication Publication Date Title
JP4520742B2 (ja) 非同期及び同期領域間の変換を促進する手法
EP1590835B1 (en) Asynchronous system-on-a-chip interconnect
Mullins et al. Demystifying data-driven and pausible clocking schemes
US6850092B2 (en) Low latency FIFO circuits for mixed asynchronous and synchronous systems
EP1124179B1 (en) An apparatus for signal synchronization between two clock domains
US7925803B2 (en) Method and systems for mesochronous communications in multiple clock domains and corresponding computer program product
US10355851B2 (en) Methods and systems for synchronization between multiple clock domains
KR100761430B1 (ko) 혼합형 비동기 및 동기 시스템을 위한 낮은 대기시간ｆｉｆｏ 회로
JP2002523857A (ja) 非同期型論理を用いたｆｉｆｏ
EP1468372B1 (en) Asynchronous crossbar with deterministic or arbitrated control
US7197582B2 (en) Low latency FIFO circuit for mixed clock systems
US20040128413A1 (en) Low latency fifo circuits for mixed asynchronous and synchronous systems
US8760324B1 (en) Synchronous multi-clock protocol converter
Liljeberg et al. Asynchronous interface for locally clocked modules in ULSI systems
Dobkin et al. Zero latency synchronizers using four and two phase protocols
Dür Fault-tolerant GALS architecture based on pausable clocking
Verbitskyv et al. A four-stage mesochronous synchronizer with back-pressure and buffering for short and long range communications
Krstic et al. Deliverable-D3 Specification of optimized GALS interfaces and application scenarios
Mekie et al. Interfaces for Rationally clocked Globally Asynchronous Locally Synchronous (GALS) systems

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060117

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080909

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081209

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090306

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090313

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090604

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20091117

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100316

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20100316

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20100412

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100427

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100521

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130528

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4520742

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130528

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130528

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees