JP4484676B2 - Ceramic circuit board and manufacturing method thereof - Google Patents

Ceramic circuit board and manufacturing method thereof Download PDF

Info

Publication number
JP4484676B2
JP4484676B2 JP2004341125A JP2004341125A JP4484676B2 JP 4484676 B2 JP4484676 B2 JP 4484676B2 JP 2004341125 A JP2004341125 A JP 2004341125A JP 2004341125 A JP2004341125 A JP 2004341125A JP 4484676 B2 JP4484676 B2 JP 4484676B2
Authority
JP
Japan
Prior art keywords
circuit board
metal
ceramic
ground conductor
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2004341125A
Other languages
Japanese (ja)
Other versions
JP2006156500A (en
Inventor
充 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2004341125A priority Critical patent/JP4484676B2/en
Publication of JP2006156500A publication Critical patent/JP2006156500A/en
Application granted granted Critical
Publication of JP4484676B2 publication Critical patent/JP4484676B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Description

本発明は、セラミック基板に金属回路板を接合したセラミック回路基板に関するものである。   The present invention relates to a ceramic circuit board in which a metal circuit board is bonded to a ceramic board.

近年、パワーモジュール用基板やスイッチングモジュール用基板等の回路基板として、セラミック基板上に銀−銅合金にチタン,ジルコニウム,ハフニウムおよびこれらの水素化物の少なくとも1種を添加した活性金属ロウ材を介して銅,アルミニウム等から成る金属回路板を接合させて成るセラミック回路基板、あるいはセラミック基板に銅,アルミニウム等から成る金属回路板をロウ材を介さずに直接接合させて成るセラミック回路基板等が用いられている。   In recent years, as circuit boards such as power module boards and switching module boards, an active metal brazing material in which at least one of titanium, zirconium, hafnium and hydrides thereof is added to a silver-copper alloy on a ceramic board is used. A ceramic circuit board formed by bonding a metal circuit board made of copper, aluminum or the like, or a ceramic circuit board formed by bonding a metal circuit board made of copper, aluminum or the like directly to a ceramic board without using a brazing material is used. ing.

このようなセラミック回路基板は、セラミック基板が一般には、酸化アルミニウム質焼結体や窒化アルミニウム質焼結体,窒化珪素質焼結体,ムライト質焼結体等の電気絶縁性のセラミック材料から成っており、例えば、セラミック基板が酸化アルミニウム質焼結体から成る場合、かつ接合をロウ材を介して行なう場合には、以下に説明する方法によって製作される。   Such a ceramic circuit board is generally made of an electrically insulating ceramic material such as an aluminum oxide sintered body, an aluminum nitride sintered body, a silicon nitride sintered body, or a mullite sintered body. For example, when the ceramic substrate is made of an aluminum oxide sintered body and the bonding is performed via a brazing material, the ceramic substrate is manufactured by the method described below.

まず、銀−銅合金にチタン,ジルコニウム,ハフニウムおよびこれらの水素化物の少なくとも1種を添加した活性金属粉末に有機溶剤と溶媒を添加混合して成る活性金属ロウ材ペーストを調製する。   First, an active metal brazing paste is prepared by adding an organic solvent and a solvent to an active metal powder obtained by adding at least one of titanium, zirconium, hafnium and hydrides thereof to a silver-copper alloy.

次に、酸化アルミニウムや酸化珪素,酸化マグネシウム,酸化カルシウム等のセラミック原料粉末に適当な有機バインダー,可塑剤,溶剤等を添加混合して泥漿状と成すとともにこれを従来周知のドクターブレード法やカレンダーロール法等のテープ成形技術を採用して複数のセラミックグリーンシートを得る。   Next, a ceramic raw material powder such as aluminum oxide, silicon oxide, magnesium oxide, and calcium oxide is mixed with an appropriate organic binder, plasticizer, solvent, etc. to form a slurry, and this is made into a conventionally known doctor blade method or calendar. A plurality of ceramic green sheets are obtained by employing a tape forming technique such as a roll method.

このセラミックグリーンシートを所定寸法に形成した後、還元雰囲気中、約1600℃の温度で焼成し、焼結一体化させて酸化アルミニウム質焼結体から成るセラミック基板を形成する。   After this ceramic green sheet is formed to a predetermined size, it is fired at a temperature of about 1600 ° C. in a reducing atmosphere and sintered and integrated to form a ceramic substrate made of an aluminum oxide sintered body.

次に、セラミック基板上に活性金属ロウ材ペーストをあらかじめ回路状に塗布した後、この上に銅,アルミニウム等から成る金属板を載置する。   Next, after applying an active metal brazing paste in a circuit shape on the ceramic substrate in advance, a metal plate made of copper, aluminum or the like is placed thereon.

次に、セラミック基板と金属板との間に配されている活性金属ロウ材ペーストを非酸化性雰囲気中で約900℃の温度に加熱し、金属板をセラミック基板に接合させる。   Next, the active metal brazing paste disposed between the ceramic substrate and the metal plate is heated to a temperature of about 900 ° C. in a non-oxidizing atmosphere to bond the metal plate to the ceramic substrate.

次に、金属板の表面にエッチングレジストインクをスクリーン印刷法等の技術を採用して回路状に印刷塗布し、さらに、金属板を塩化第2鉄,塩化第2銅溶液等でエッチング処理を施し、回路状の金属回路板を形成することによりセラミック回路基板が製作される。   Next, an etching resist ink is applied to the surface of the metal plate in a circuit form using a technique such as screen printing, and the metal plate is etched with a ferric chloride, cupric chloride solution, or the like. A ceramic circuit board is manufactured by forming a circuit-like metal circuit board.

このように製作されたセラミック回路基板は、例えばIC,IGBT素子等の電子部品を半田を介して実装する事により半導体モジュールとなる。   The ceramic circuit board thus manufactured becomes a semiconductor module by mounting electronic components such as IC and IGBT elements via solder.

従来のセラミック回路基板を図4に示す。図4に示すように、41はセラミック基板、42は活性ロウ材、43は金属回路板である。
特開2002−246717号公報
A conventional ceramic circuit board is shown in FIG. As shown in FIG. 4, 41 is a ceramic substrate, 42 is an active brazing material, and 43 is a metal circuit board.
JP 2002-246717 A

しかしながら、従来のセラミック回路基板では、エッチングレジストインクをスクリーン印刷法で塗布し、エッチング処理により金属回路板を形成する場合、エッチング処理は金属回路板の深さ方向と同時に幅方向もエッチングするため、図3の幅方向へのエッチング量である寸法Bは金属回路板33の厚みである寸法Aの1/2程度となる。   However, in a conventional ceramic circuit board, when an etching resist ink is applied by a screen printing method and a metal circuit board is formed by an etching process, the etching process etches the width direction as well as the depth direction of the metal circuit board. The dimension B that is the etching amount in the width direction of FIG. 3 is about ½ of the dimension A that is the thickness of the metal circuit board 33.

そのため、金属回路板33の上部幅を金属回路板33の厚み以下にエッチングする場合、金属回路板33上部の形状が所望の形状に加工できないとの理由により金属回路板33の上部幅を金属回路板33の厚み以下にエッチングすることは行われていなかった。なお、図3はエッチング処理後の金属回路板の断面形状を示しており、33は金属回路板である。   Therefore, when the upper width of the metal circuit board 33 is etched below the thickness of the metal circuit board 33, the upper width of the metal circuit board 33 is reduced to the metal circuit because the shape of the upper part of the metal circuit board 33 cannot be processed into a desired shape. Etching below the thickness of the plate 33 was not performed. FIG. 3 shows a cross-sectional shape of the metal circuit board after the etching process, and 33 is a metal circuit board.

また、部分的に大電流を流さない線路導体上部幅を金属回路板の厚み以下にする為に金属回路板を完全に除去し活性金属層のみで線路導体とすることがあるが、活性金属層だけの配線では抵抗値が高く発熱量が大きいので、基板に搭載されるSiチップが破損するという問題があった。また、活性金属層のみの配線では金属回路板をエッチングで侵食する時にロウ材が剥離する現象が発生し、断線する問題がある。また、線路導体の幅が狭い部分においては金属回路板をたとえ形成することができたとしても、金属回路板が矩形形状で厚みが接地導体部と同じ厚みであるとセラミックと金属回路板の接合幅が狭く、且つ、金属回路板の厚みが厚い為活性金属層に応力が加わり活性金属層の剥がれが発生し信頼性が劣るという問題があった。   In addition, in order to make the upper portion of the line conductor that does not flow a large current partially less than the thickness of the metal circuit board, the metal circuit board may be completely removed and only the active metal layer may be used as the line conductor. Since only the wiring has a high resistance value and a large calorific value, there is a problem that the Si chip mounted on the substrate is damaged. In addition, the wiring with only the active metal layer has a problem that the brazing material is peeled off when the metal circuit board is eroded by etching, resulting in disconnection. In addition, even if the metal circuit board can be formed in a portion where the width of the line conductor is narrow, if the metal circuit board is rectangular and the thickness is the same as that of the ground conductor, the ceramic and metal circuit board are joined. Since the width is narrow and the thickness of the metal circuit board is large, stress is applied to the active metal layer, causing the active metal layer to peel off, resulting in poor reliability.

従って、本発明セラミック回路基板は上記問題点を鑑みて完成されたものであり、その目的は、線路導体の一部狭ピッチ化を行なうことで、大電流を流す接地導体と小電流を流す線路導体を高密度に混在させることによって小型化を実現し、且つ小電流を流す線路導体において抵抗値を減少することで断線しない、且つ信頼性の高いセラミック回路基板を提供することにある。   Accordingly, the ceramic circuit board of the present invention has been completed in view of the above-mentioned problems, and the purpose thereof is to reduce the pitch of a part of the line conductor so that a grounding conductor that allows a large current and a line that allows a small current to flow. An object of the present invention is to provide a highly reliable ceramic circuit board that realizes miniaturization by mixing conductors at high density and that does not break by reducing the resistance value in a line conductor through which a small current flows.

本発明のセラミック回路基板は、セラミック基板の主面に金属回路板が接合された回路基板において、前記金属回路板は、断面形状形状の接地導体と、断面形状三角形状でかつ頂部の高さが前記接地導体の上面よりも低い線路導体とを併設して成ることを特徴とする。 Ceramic circuit board of the present invention, and the circuit board metal circuit plate is bonded to the main surface of the ceramic substrate, the metal circuit board, and the vertical sectional shape trapezoidal ground conductor, the vertical cross section in a triangular shape A line conductor having a height at the top portion lower than the upper surface of the ground conductor is provided.

本発明のセラミック回路基板の製造方法は、前記セラミック基板の主面に回路パターン状の活性金属層を形成する工程と、前記セラミック回路基板の主面に前記活性金層を介して前記金属回路板となる金属板を接合する工程と、該金属板の上面に、前記回路パターン状の活性金属層のうち前記線路導体に対応するパターンと同等または前記線路導体に対応するパターンより小さい幅の第1のレジスト層および前記回路パターン状の活性金属層のうち前記接地導体に対応するパターンより大きな幅の第2のレジスト層を形成する工程と、前記金属板をエッチングすることにより、縦断面形状が台形状の前記接地導体と縦断面形状が三角形状でかつ頂部の高さが前記接地導体の上面よりもい前記線路導体を同時に形成する工程とを具備していることを特徴とする。 Method of manufacturing a ceramic circuit board of the present invention, the forming a circuit pattern of the active metal layer on the main surface of the ceramic substrate, the metal circuit through the active metals layer on the main surface of the ceramic circuit board A step of joining a metal plate to be a plate, and an upper surface of the metal plate having a width equal to or smaller than a pattern corresponding to the line conductor of the active metal layer in the circuit pattern shape . A step of forming a second resist layer having a width larger than a pattern corresponding to the ground conductor among the one resist layer and the active metal layer having a circuit pattern, and etching the metal plate to obtain a vertical cross-sectional shape. trapezoidal vertical cross section and the ground conductor shape to and forming with said line conductor have lower than the top surface of the ground conductor height and apex triangular simultaneously And wherein the Rukoto.

本発明のセラミック回路基板は、セラミック基板の主面に金属回路板が接合された回路基板において、金属回路板は、断面形状形状の接地導体と、断面形状三角形状でかつ頂部の高さが接地導体の上面よりも低い線路導体とを併設して成ることにより、線路導体の一部狭ピッチ化、およびそれに伴う小型化を実現できる。そして安価でつ小型で、大電流を流す接地導体と小電流を流す線路導体を高密度に混在させることが可能で、つ小電流を流す線路導体において抵抗値を減少することで断線しない、かつ信頼性の高いセラミック回路基板を提供することが可能となる。また、線路導体を断面形状三角形状でかつ頂部の高さが接地導体の上面よりも低いものとすることにより、金属回路板とセラミック基板との接合部における応力を緩和することができ、活性金属層の剥がれの不具合を発生させることが無くセラミック回路基板の信頼性向上を図ることが可能となる。 Ceramic circuit board of the present invention is a circuit board that metal circuit plate is bonded to the main surface of the ceramic substrate, the metal circuit board, and the vertical sectional shape trapezoidal ground conductor, a longitudinal cross section triangular and the top portion by height it is made on-site and lower line conductor than the upper surface of the ground conductor, a portion of the line conductor pitch reduction, miniaturization accompanying Oyo Bisore be realized. And in low cost or One small, not broken by reducing the resistance in the ground conductor and the small current can be mixed at high density line conductor to flow, or One small current line conductor flowing a large current to flow through , it is possible to provide what one reliable ceramic circuit board. Also, the height of the line conductor longitudinal cross section and a top section a triangular shape and lower castings than the upper surface of the ground conductor, it is possible to reduce the stress at the junction between the metal circuit plate and the ceramic substrate , without generating troubles peeling of the active metal layer, it is possible to improve the reliability of the ceramic circuit board.

また、線路導体よりも接地導体が厚いので、接地導体の側部がより大きな面積で線路導体を取り囲むこととなり、線路導体と接地導体との容量結合がより良好となり、伝送特性をより向上することができる。   Also, since the ground conductor is thicker than the line conductor, the side of the ground conductor surrounds the line conductor with a larger area, the capacitive coupling between the line conductor and the ground conductor is better, and transmission characteristics are further improved. Can do.

本発明のセラミック回路基板の製造方法は、セラミック基板の主面に回路パターン形状の活性金属層を形成する工程と、セラミック回路基板の主面に活性金属層を介して金属回路板となる金属板を接合する工程と、金属板の上面に、回路パターン状の活性金属層のうち線路導体に対応するパターン同等または線路導体に対応するパターンより小さいよりも幅の小さな第1のレジスト層および回路パターン状の活性金属層のうち接地導体に対応するパターンより大きな幅の第2のレジスト層を形成する工程と、金属板をエッチングすることにより、縦断面形状が台形状の接地導体と縦断面形状が三角形状でかつ頂部の高さが接地導体の上面よりも路導体同時に形成する工程とを具備していることにより、レジスト層形成は一方の主面に対し一度のレジスト層形成で、エッチング工程に関しても一度のエッチングで断面形状形状の接地導体と、縦断面形状三角形状でかつ頂部の高さが接地導体の上面よりも低い線路導体とを併設してなる回路基板を得ることができる。 The method for manufacturing a ceramic circuit board according to the present invention includes a step of forming an active metal layer having a circuit pattern shape on a main surface of a ceramic substrate, and a metal plate that becomes a metal circuit plate on the main surface of the ceramic circuit board via the active metal layer A first resist layer and a circuit pattern having a width smaller than that of a pattern corresponding to a line conductor of a circuit pattern- like active metal layer or smaller than a pattern corresponding to a line conductor, on the upper surface of the metal plate A step of forming a second resist layer having a width larger than the pattern corresponding to the ground conductor in the active metal layer , and etching the metal plate results in a trapezoidal ground conductor and a longitudinal cross-sectional shape by triangular and high of the top portion is provided with a step of simultaneously forming a low There ray path conductor than the upper surface of the ground conductor, resist layer formed one major surface Once the resist layer forming against a grounding conductor longitudinal sectional shape of the trapezoidal in one etching regard etching process, the vertical cross-sectional shape and height of the top portion is triangular and the lower line conductor than the upper surface of the ground conductor Can be obtained.

次に本発明のセラミック回路基板を添付の図面に基づいて詳細に説明する。   Next, the ceramic circuit board of the present invention will be described in detail with reference to the accompanying drawings.

図1は、本発明のセラミック回路基板の実施の形態の一例を示す工程ごとの断面図である。図1に示すように、1はセラミック基板、2は活性金属層、3は金属回路板、4は接地導体、5は線路導体である。また、図2は、本発明のセラミック回路基板の製造方法の一例の断面形状である。図2に示すように、21はセラミック基板、22は活性金属層、23は金属回路板、23’は金属回路板となる金属板、24は接地導体、25は線路導体、26はレジストインクである。   FIG. 1 is a cross-sectional view for each process showing an example of an embodiment of a ceramic circuit board of the present invention. As shown in FIG. 1, 1 is a ceramic substrate, 2 is an active metal layer, 3 is a metal circuit board, 4 is a ground conductor, and 5 is a line conductor. FIG. 2 shows a cross-sectional shape of an example of the method for producing a ceramic circuit board according to the present invention. As shown in FIG. 2, 21 is a ceramic substrate, 22 is an active metal layer, 23 is a metal circuit board, 23 'is a metal plate to be a metal circuit board, 24 is a ground conductor, 25 is a line conductor, and 26 is a resist ink. is there.

本発明のセラミック回路基板は、セラミック基板の主面に金属回路板が接合された回路基板において、金属回路板3は、断面形状形状の接地導体4と、断面形状三角形状でかつ頂部の高さが接地導体4の上面よりも低い線路導体5とを併設して成る。 Ceramic circuit board of the present invention, the circuit board where the metal circuit plate 3 is bonded to the main surface of the ceramic substrate 1, the metal circuit plate 3, a longitudinal cross-sectional shape is trapezoidal ground conductor 4 of the shape, the vertical cross section triangular And a line conductor 5 having a top portion whose height is lower than that of the upper surface of the ground conductor 4.

本発明のセラミック回路基板は以下のようにして作製できる。まず、銀−銅合金などのろう材にチタン,ジルコニウム,ハフニウム,これらの水素化物等を添加した活性金属粉末に有機溶剤と溶媒を添加混合することにより活性金属層22と成る活性金属ロウ材ペーストを調製する。   The ceramic circuit board of the present invention can be produced as follows. First, an active metal brazing material paste that becomes an active metal layer 22 by adding an organic solvent and a solvent to an active metal powder in which titanium, zirconium, hafnium, hydrides thereof, etc. are added to a brazing material such as a silver-copper alloy. To prepare.

次に、酸化アルミニウムや酸化珪素,酸化マグネシウム,酸化カルシウム等のセラミック原料粉末から、例えば酸化アルミニウム粉末を選び、これに適当な有機バインダー,可塑剤,溶剤等を添加混合して泥漿状と成すとともにこれを従来周知のドクターブレード法やカレンダーロール法等のテープ成形技術を採用して複数のセラミックグリーンシートを得るとともに所定寸法に形成した後、セラミックグリーンシートを還元雰囲気中、約1600℃の温度で焼成し、セラミックグリーンシートを焼結一体化させて酸化アルミニウム質焼結体から成るセラミック基板21を形成する。   Next, for example, aluminum oxide powder is selected from ceramic raw material powders such as aluminum oxide, silicon oxide, magnesium oxide, calcium oxide, etc., and an appropriate organic binder, plasticizer, solvent, etc. are added and mixed to form a slurry. A plurality of ceramic green sheets are obtained by adopting a conventionally known tape forming technique such as a doctor blade method or a calender roll method and formed into a predetermined size, and then the ceramic green sheet is formed in a reducing atmosphere at a temperature of about 1600 ° C. The ceramic green sheet is formed by sintering and integrating the ceramic green sheets.

次に、図2 1)に示すようにセラミック基板21上に活性金属ロウ材ペーストをあらかじめ所望とする線路導体25や接地導体24のパターン状となるように従来周知のスクリーン印刷等の方法で塗布した後に銅等の金属回路板23となる金属板23’を載置する。   Next, as shown in FIG. 21), an active metal brazing paste is applied on the ceramic substrate 21 in advance by a known method such as screen printing so as to form a desired pattern of the line conductor 25 and the ground conductor 24. After that, a metal plate 23 ′ to be a metal circuit plate 23 such as copper is placed.

次に、図2 2)に示すようにセラミック基板21と金属板23’との間に配されている活性金属ロウ材ペーストを非酸化性雰囲気中で約900℃の温度に加熱することにより、金属板23’を活性金属層22を介してセラミック基板21に接合させる。   Next, as shown in FIG. 22), by heating the active metal brazing paste disposed between the ceramic substrate 21 and the metal plate 23 ′ to a temperature of about 900 ° C. in a non-oxidizing atmosphere, The metal plate 23 ′ is bonded to the ceramic substrate 21 through the active metal layer 22.

次に、図2 3)に示すように金属板23’の表面にレジストインクをスクリーン印刷法等の技術を採用して回路状に印刷塗布する。レジストインクを印刷塗布するパターンは、縦断面形状形状の接地導体24部分においては、レジストパターン幅を金属板23’の厚み以上とし、縦断面形状三角形状でかつ頂部の高さが接地導体24の上面よりも低い線路導体25に形成する部分においては、レジストパターン幅を金属板23’の厚み以下、金属板23’の厚みの1/2以上とする。 Next, as shown in FIG. 23), a resist ink is printed on the surface of the metal plate 23 'by applying a technique such as a screen printing method in a circuit form. Pattern resist ink to print the coating, in the ground conductor 24 portion of the longitudinal cross-section trapezoidal, the resist pattern width not less than the thickness of the metal plate 23 ', the height of the vertical cross section and top triangular ground In a portion formed on the line conductor 25 lower than the upper surface of the conductor 24, the resist pattern width is set to be equal to or smaller than the thickness of the metal plate 23 ′ and equal to or larger than ½ of the thickness of the metal plate 23 ′.

次に、金属板23’例えば塩化第2鉄溶液でエッチングを施す。エッチング処理の際には、断面形状三角形状でかつ頂部の高さが接地導体24の上面よりも低い線路導体25に形成する部分が所望とする形状になるよう、エッチング時間を調整し、載置した金属板23’の厚みの中央付近で切断エッチングされるよう調整する。それによって、線路導体25の狭ピッチ化を行なうことで、大電流を流す接地導体24と小電流を流す線路導体25を高密度に混在させることによって小型化を実現し、つ小電流を流す線路導体25において抵抗値を減少することで断線せず、つ信頼性の高いセラミック回路基板とすることができる。 Next, the metal plate 23 ′ is etched with , for example, a ferric chloride solution. During the etching process, so that the vertical cross-section the portion height and apex triangular forms the lower line conductor 25 than the upper surface of the ground conductor 24 is shaped to a desired, by adjusting the etching time, It adjusts so that cutting etching may be carried out in the center vicinity of the thickness of mounted metal plate 23 '. Thereby, by performing the pitch of the line conductor 25, the line conductor 25 to flow to the ground conductor 24 a small current to flow a large current to achieve miniaturization by mixing a high density, flow or One small current without disconnection by reducing the resistance value in the line conductors 25, may be either one reliable ceramic circuit board.

なお、上記手法でエッチングを行う際、レジストインクの幅を、所望とする線路導体25の幅、すなわち所望とする線路導体25となるパターン形状に形成した上記活性金属層22の幅と同等かそれよりも小さくするとともに、所望とする接地導体24の幅、すなわち所望とする接地導体24となるパターン形状に形成した上記活性金属層22の幅よりも大きくすることにより金属回路板23の断面形状三角形状でかつ頂部の高さが接地導体24の上面よりも低い線路導体25とすることできる。好ましくは、線路導体25となるパターンに対応するレジストインクの幅を所望とする線路導体25としての金属回路板23の幅の3/4以下とするのがよい。これにより、金属回路板23の断面形状形状の接地導体24の部分に比べ金属回路板23の斜面の角度が小さくなり、より応力が緩和されることにより信頼性の向上を図ることができる。 Note that when cormorants etching row above method, the width of the resist ink, the width of the line conductor 25 to the desired, i.e. equal to the width of the active metal layer 22 formed in a pattern shape which is line conductor 25 to a desired or with smaller than, the width of the ground conductor 24 to the desired, i.e. by also increasing Ri by the width of the active metal layer 22 formed in a pattern shape having the ground conductor 24, the desired metal circuit board 23 vertical cross-sectional shape and height of the top triangular can be with lower line conductor 25 than the upper surface of the ground conductor 24 of the. Preferably, the width of the resist ink corresponding to the pattern to be the line conductor 25 is 3/4 or less of the width of the metal circuit board 23 as the desired line conductor 25. Thus, vertical cross-sectional shape of the metal circuit plate 23 is the angle of the inclined surface of the metal circuit plate 23 becomes smaller than the portion of the ground conductor 24 of the trapezoidal, it is possible to improve the reliability by more stress is relaxed it can.

なお、本発明は上述の最良の形態および実施例に限定されるものではなく、本発明の要旨を逸脱しない範囲で種々の変更を行うことは何等差し支えない。   Note that the present invention is not limited to the above-described best modes and examples, and various modifications may be made without departing from the scope of the present invention.

本発明のセラミック回路基板の実施の形態の一例を示す図である。It is a figure which shows an example of embodiment of the ceramic circuit board of this invention. 本発明のセラミック回路基板の製造方法の一例を示す工程ごとの断面図である。It is sectional drawing for every process which shows an example of the manufacturing method of the ceramic circuit board of this invention. エッチング後の金属回路板の断面図である。It is sectional drawing of the metal circuit board after an etching. 従来のセラミック回路基板の断面図である。It is sectional drawing of the conventional ceramic circuit board.

符号の説明Explanation of symbols

1,21:セラミック基板
2,22:活性金属層
3,23:金属回路板
23’:金属回路板となる金属板
4,24:接地導体
5,25:線路導体
DESCRIPTION OF SYMBOLS 1,2: Ceramic substrate 2,22: Active metal layer 3,23: Metal circuit board 23 ': Metal plate used as a metal circuit board 4,24: Ground conductor 5,25: Line conductor

Claims (2)

セラミック基板の主面に金属回路板が接合された回路基板において、前記金属回路板は、断面形状形状の接地導体と、断面形状三角形状でかつ頂部の高さが前記接地導体の上面よりも低い線路導体とを併設して成ることを特徴とするセラミック回路基板。 In the circuit board metal circuit plate is bonded to the main surface of the ceramic substrate, the metal circuit board, and the vertical sectional shape trapezoidal ground conductor, the vertical cross section height the ground conductor and the top triangular A ceramic circuit board comprising a line conductor lower than the upper surface of the circuit board. 請求項1記載のセラミック回路基板の製造方法であって、前記セラミック基板の主面に回路パターン状の活性金属層を形成する工程と、前記セラミック回路基板の主面に前記活性金層を介して前記金属回路板となる金属板を接合する工程と、該金属板の上面に、前記回路パターン状の活性金属層のうち前記線路導体に対応するパターンと同等または前記線路導体に対応するパターンより小さい幅の第1のレジスト層および前記回路パターン状の活性金属層のうち前記接地導体に対応するパターンより大きな幅の第2のレジスト層を形成する工程と、前記金属板をエッチングすることにより、縦断面形状が台形状の前記接地導体と縦断面形状が三角形状でかつ頂部の高さが前記接地導体の上面よりもい前記線路導体を同時に形成する工程とを具備していることを特徴とするセラミック回路基板の製造方法。 A method of manufacturing a ceramic circuit substrate according to claim 1, wherein the steps of forming an active metal layer of the circuit pattern on the main surface of the ceramic substrate, through the active metals layer on the main surface of the ceramic circuit board A step of joining a metal plate to be the metal circuit plate, and a pattern corresponding to the pattern corresponding to the line conductor in the active metal layer of the circuit pattern on the upper surface of the metal plate or a pattern corresponding to the line conductor A step of forming a second resist layer having a width larger than a pattern corresponding to the ground conductor among the first resist layer having a small width and the active metal layer having a circuit pattern, and etching the metal plate, step longitudinal sectional shape vertical cross-section and the ground conductor of trapezoidal forming with said line conductor have lower than the top surface of the ground conductor height and apex triangular simultaneously Method of manufacturing a ceramic circuit board, characterized in that it comprises a.
JP2004341125A 2004-11-25 2004-11-25 Ceramic circuit board and manufacturing method thereof Active JP4484676B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004341125A JP4484676B2 (en) 2004-11-25 2004-11-25 Ceramic circuit board and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004341125A JP4484676B2 (en) 2004-11-25 2004-11-25 Ceramic circuit board and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2006156500A JP2006156500A (en) 2006-06-15
JP4484676B2 true JP4484676B2 (en) 2010-06-16

Family

ID=36634422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004341125A Active JP4484676B2 (en) 2004-11-25 2004-11-25 Ceramic circuit board and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP4484676B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI542260B (en) * 2010-12-24 2016-07-11 Lg伊諾特股份有限公司 Printed circuit board and method for manufacturing the same
JP6742617B2 (en) * 2016-12-22 2020-08-19 株式会社Nsc Power module substrate production method and production apparatus
US10888002B2 (en) * 2019-03-28 2021-01-05 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier with embedded tracks protruding up to different heights

Also Published As

Publication number Publication date
JP2006156500A (en) 2006-06-15

Similar Documents

Publication Publication Date Title
JP3266505B2 (en) Multilayer circuit board
US6787706B2 (en) Ceramic circuit board
JP5002614B2 (en) Manufacturing method of ceramic circuit board
JP5397744B2 (en) Multilayer ceramic substrate, electronic component using the same, and method of manufacturing multilayer ceramic substrate
JP2008052944A (en) Conductive paste and aluminum nitride sintered body using it, and base board to mount semiconductor light emitting element thereon using it
JP4484676B2 (en) Ceramic circuit board and manufacturing method thereof
JP2003318330A (en) Ceramic circuit substrate
JP2008159969A (en) Circuit board, electronic apparatus, and method of manufacturing circuit board
JP4721929B2 (en) Multilayer circuit board and electronic component module
CN100414699C (en) Wiring substrate
JP2007221115A (en) Manufacturing method of conductor paste and multilayer ceramic substrate
JP2002232090A (en) Ceramic circuit board
JP2004087990A (en) Composite and its production method, and production of ceramic substrate
JP2004111849A (en) Ceramic wiring board, component-mounted wiring board using it, and their manufacturing methods
JP2005217099A (en) Multicavity wiring board
JP4949945B2 (en) Ceramic wiring board and method for manufacturing ceramic wiring board
JP3954912B2 (en) Manufacturing method of ceramic circuit board
JP2005101415A (en) Ceramic circuit board and method for manufacturing the same
JP2004111803A (en) Ceramic wiring board, component-mounted wiring board using it, and their manufacturing methods
JP2007095955A (en) Circuit board and manufacturing method thereof
JPH10135637A (en) Ceramic multilayer wiring substrate
JP4711667B2 (en) Manufacturing method of ceramic substrate
JP2005136235A (en) Wiring board
JP3241945B2 (en) Glass ceramic multilayer circuit board and method of manufacturing the same
JP2005136266A (en) Ceramic multilayer wiring circuit board, method for manufacturing the same, and semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070912

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091008

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091117

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100107

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100223

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100323

R150 Certificate of patent or registration of utility model

Ref document number: 4484676

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130402

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130402

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140402

Year of fee payment: 4