JP4398066B2 - メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム - Google Patents

メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム Download PDF

Info

Publication number
JP4398066B2
JP4398066B2 JP2000158101A JP2000158101A JP4398066B2 JP 4398066 B2 JP4398066 B2 JP 4398066B2 JP 2000158101 A JP2000158101 A JP 2000158101A JP 2000158101 A JP2000158101 A JP 2000158101A JP 4398066 B2 JP4398066 B2 JP 4398066B2
Authority
JP
Japan
Prior art keywords
sdram
timing
state
data
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000158101A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001337861A (ja
JP2001337861A5 (US20040097461A1-20040520-C00002.png
Inventor
仁志 吉田
Original Assignee
株式会社沖データ
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社沖データ filed Critical 株式会社沖データ
Priority to JP2000158101A priority Critical patent/JP4398066B2/ja
Publication of JP2001337861A publication Critical patent/JP2001337861A/ja
Publication of JP2001337861A5 publication Critical patent/JP2001337861A5/ja
Application granted granted Critical
Publication of JP4398066B2 publication Critical patent/JP4398066B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
JP2000158101A 2000-05-29 2000-05-29 メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム Expired - Fee Related JP4398066B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000158101A JP4398066B2 (ja) 2000-05-29 2000-05-29 メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000158101A JP4398066B2 (ja) 2000-05-29 2000-05-29 メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム

Publications (3)

Publication Number Publication Date
JP2001337861A JP2001337861A (ja) 2001-12-07
JP2001337861A5 JP2001337861A5 (US20040097461A1-20040520-C00002.png) 2006-10-19
JP4398066B2 true JP4398066B2 (ja) 2010-01-13

Family

ID=18662625

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000158101A Expired - Fee Related JP4398066B2 (ja) 2000-05-29 2000-05-29 メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム

Country Status (1)

Country Link
JP (1) JP4398066B2 (US20040097461A1-20040520-C00002.png)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4856695B2 (ja) * 2006-02-24 2012-01-18 富士通株式会社 データ転送装置、データ転送システム及びデータ転送装置の制御方法

Also Published As

Publication number Publication date
JP2001337861A (ja) 2001-12-07

Similar Documents

Publication Publication Date Title
TWI474178B (zh) 動態資料選通偵測
US7085906B2 (en) Memory device
US7716443B2 (en) Apparatus and method for controlling memory interface
JP5955323B2 (ja) 構成可能な電力状態をもつダイナミックｒａｍｐｈｙインタフェース
US8018791B2 (en) Circuit, system and method for controlling read latency
KR100503850B1 (ko) 기록 회복 시간을 입력 클럭의 함수로 설정하기 위한프로그래밍 매커니즘을 포함하는 클럭 메모리 디바이스
JPH10207771A (ja) メモリ動作短縮方法
KR101536019B1 (ko) 고속 ｄｒａｍ에서 신호들을 처리하기 위한 시스템 및 방법
US8069303B2 (en) Method and apparatus for controlling memory precharge operation
JP3266127B2 (ja) 同期式半導体記憶装置
US6243768B1 (en) Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
US20220129201A1 (en) Asynchronous arbitration across clock domains for register writes in an integrated circuit chip
JPH11224221A (ja) メモリ制御装置および方法
US7180822B2 (en) Semiconductor memory device without decreasing performance thereof even if refresh operation or word line changing operation occur during burst operation
JPH09180438A (ja) メモリ制御装置
US5926828A (en) Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus
JP4398066B2 (ja) メモリ制御方法、ｓｄｒａｍ制御方法及びメモリシステム
US6775718B2 (en) DMA control system enabling flyby transfer to synchronous memory
JP2011118932A (ja) マイクロコンピュータ
US7103707B2 (en) Access control unit and method for use with synchronous dynamic random access memory device
JP2009217310A (ja) メモリアクセス方法及びメモリアクセス装置
JP4633334B2 (ja) 情報処理装置およびメモリアクセス調停方法
JP3489497B2 (ja) メモリコントローラ
JP2001014213A (ja) マイクロコンピュータおよびマイクロコンピュータを用いたシステム
JP2004318500A (ja) メモリ回路

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060830

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060830

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091020

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091022

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121030

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121030

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131030

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees