JP4371893B2 - チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路 - Google Patents

チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路 Download PDF

Info

Publication number
JP4371893B2
JP4371893B2 JP2004132017A JP2004132017A JP4371893B2 JP 4371893 B2 JP4371893 B2 JP 4371893B2 JP 2004132017 A JP2004132017 A JP 2004132017A JP 2004132017 A JP2004132017 A JP 2004132017A JP 4371893 B2 JP4371893 B2 JP 4371893B2
Authority
JP
Japan
Prior art keywords
terminal
signal
channel mos
mos transistor
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004132017A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005318122A (ja
JP2005318122A5 (https=
Inventor
博史 川合
晴彦 大塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko NPC Corp
Original Assignee
Seiko NPC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko NPC Corp filed Critical Seiko NPC Corp
Priority to JP2004132017A priority Critical patent/JP4371893B2/ja
Priority to US11/109,299 priority patent/US7271619B2/en
Publication of JP2005318122A publication Critical patent/JP2005318122A/ja
Publication of JP2005318122A5 publication Critical patent/JP2005318122A5/ja
Application granted granted Critical
Publication of JP4371893B2 publication Critical patent/JP4371893B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895—Details of the current generators
    • H03L7/0896—Details of the current generators the current generators being controlled by differential up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1072—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the charge pump, e.g. changing the gain
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electronic Switches (AREA)
JP2004132017A 2004-04-27 2004-04-27 チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路 Expired - Fee Related JP4371893B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2004132017A JP4371893B2 (ja) 2004-04-27 2004-04-27 チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路
US11/109,299 US7271619B2 (en) 2004-04-27 2005-04-18 Charge pump circuit reducing noise and charge error and PLL circuit using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004132017A JP4371893B2 (ja) 2004-04-27 2004-04-27 チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路

Publications (3)

Publication Number Publication Date
JP2005318122A JP2005318122A (ja) 2005-11-10
JP2005318122A5 JP2005318122A5 (https=) 2007-06-14
JP4371893B2 true JP4371893B2 (ja) 2009-11-25

Family

ID=35135801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004132017A Expired - Fee Related JP4371893B2 (ja) 2004-04-27 2004-04-27 チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路

Country Status (2)

Country Link
US (1) US7271619B2 (https=)
JP (1) JP4371893B2 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100723511B1 (ko) 2005-11-14 2007-05-30 삼성전자주식회사 전하 펌프 회로, 이를 포함하는 위상 동기 루프 회로 및지연 동기 루프 회로
US7501867B2 (en) * 2006-09-14 2009-03-10 Rambus, Inc. Power supply noise rejection in PLL or DLL circuits
US7915933B2 (en) 2006-11-30 2011-03-29 Mosaid Technologies Incorporated Circuit for clamping current in a charge pump
JP2009200703A (ja) * 2008-02-20 2009-09-03 Toshiba Corp チャージポンプ回路およびｐｌｌ回路
US8674753B2 (en) * 2008-06-03 2014-03-18 Texas Instruments Incorporated Systems and methods for cancelling phase-locked loop supply noise
US7768326B2 (en) * 2008-09-18 2010-08-03 Kabushiki Kaisha Toshiba Wide range operational charge pump circuit
US8183913B2 (en) * 2010-02-17 2012-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuits including a charge pump circuit and operating methods thereof
US8525564B2 (en) * 2010-10-20 2013-09-03 University Of Southern California Charge-based phase locked loop charge pump
CN102957316A (zh) * 2011-08-31 2013-03-06 深圳艾科创新微电子有限公司 一种低电荷注入电荷泵及低电荷注入的方法
TWI499215B (zh) * 2012-10-17 2015-09-01 Mstar Semiconductor Inc 充放電電路以及使用此充放電電路的鎖相迴路電路
CN106059573B (zh) * 2016-05-30 2019-03-29 中国电子科技集团公司第二十四研究所 减小电荷泵锁相环电路开关信号摆幅的电路和方法
US10103140B2 (en) * 2016-10-14 2018-10-16 Alpha And Omega Semiconductor Incorporated Switch circuit with controllable phase node ringing
CN106961273B (zh) * 2017-04-12 2020-05-26 西安电子科技大学 基于稳态防漏电保护和电流沉控制技术的电荷泵电路
CN113437967B (zh) * 2021-07-02 2023-07-07 电子科技大学 基于时间误差放大器的低噪声毫米波锁相环频率综合器
US12015415B1 (en) 2022-12-21 2024-06-18 Qualcomm Incorporated High gain low power phase detector and loop filter for phase lock loop (PLL)

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3196409B2 (ja) * 1993-03-22 2001-08-06 住友金属工業株式会社 Ｐｌｌ回路
JP3338748B2 (ja) * 1996-01-30 2002-10-28 日本電気株式会社 Ｐｌｌ周波数シンセサイザ
JP2877196B2 (ja) * 1996-03-28 1999-03-31 日本電気株式会社 チャージポンプ回路およびそれを備えた位相同期回路
JPH09307436A (ja) * 1996-05-10 1997-11-28 Nippon Motorola Ltd Ｐｌｌ回路
EP0841753A3 (en) * 1996-11-07 1999-12-15 Nortel Networks Corporation Charge pump circuit
JP4069503B2 (ja) 1998-07-17 2008-04-02 ソニー株式会社 Ｐｌｌ回路
US6222402B1 (en) * 1998-09-04 2001-04-24 International Business Machines Corporation Differential charge-pump with improved linearity
JP2000165235A (ja) * 1998-11-30 2000-06-16 Sharp Corp チャージポンプ回路及びこれを用いたｐｌｌ周波数シンセサイザ回路
JP3583646B2 (ja) * 1999-03-30 2004-11-04 株式会社ルネサステクノロジ 位相同期回路
JP2001274682A (ja) * 2000-03-27 2001-10-05 Toshiba Corp フェーズロックドループ回路
JP2002330067A (ja) * 2001-05-01 2002-11-15 Sony Corp チャージポンプ回路および位相同期ループ回路
JP3748414B2 (ja) 2002-02-07 2006-02-22 日本電信電話株式会社 位相同期ループ回路
US6710666B1 (en) * 2002-11-07 2004-03-23 Mediatek Inc. Charge pump structure for reducing capacitance in loop filter of a phase locked loop

Also Published As

Publication number Publication date
JP2005318122A (ja) 2005-11-10
US20050237092A1 (en) 2005-10-27
US7271619B2 (en) 2007-09-18

Similar Documents

Publication Publication Date Title
JP4371893B2 (ja) チャージポンプ回路及びこのチャージポンプ回路を用いたｐｌｌ回路
US8810292B2 (en) PLL circuit
US8306175B2 (en) Clock and data recovery circuit
US7161401B2 (en) Wide output-range charge pump with active biasing current
US8503597B2 (en) Method to decrease locktime in a phase locked loop
US8358729B2 (en) Baseband phase-locked loop
JPWO2008146433A1 (ja) スペクトラム拡散制御ｐｌｌ回路及びそのスタートアップ方法
JPH0964727A (ja) 同期回路
JP2007097140A (ja) デジタルとアナログ制御を用いた電圧制御遅延ラインの遅延セル
US6624706B2 (en) Automatic bias adjustment circuit for use in PLL circuit
KR100322292B1 (ko) 차지/디스차지량을제어하는차지펌프
US8542073B2 (en) Variable-capacitance device
US8575979B2 (en) Fully differential adaptive bandwidth PLL with differential supply regulation
JP4482524B2 (ja) リーク電流補償回路を備えたｐｌｌ回路
CN113557667A (zh) 一种锁相环
JP4636107B2 (ja) Ｐｌｌ回路
CN114063700A (zh) 漏电流补偿电路、锁相环电路和集成电路系统
US10361706B2 (en) Clock and data recovery (CDR) circuit
JP2013247619A (ja) 電流制御回路およびこれを用いたｐｌｌ回路
JPWO2005008895A1 (ja) チャージポンプ回路
JP4510039B2 (ja) 位相同期回路
US20070247251A1 (en) Noise immunity circuitry for phase locked loops and delay locked loops
JP2003298414A (ja) 半導体集積回路
WO2018177195A1 (zh) 一种电荷泵、基于电荷泵的处理方法及锁相环电路、存储介质
JP4635914B2 (ja) Ｐｌｌ回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070423

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070423

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20080409

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080418

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090213

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090310

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090508

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090811

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090901

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120911

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4371893

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130911

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees