JP4322808B2 - 遅延の予測に基づく適応データ処理スキーム - Google Patents
遅延の予測に基づく適応データ処理スキーム Download PDFInfo
- Publication number
- JP4322808B2 JP4322808B2 JP2004537373A JP2004537373A JP4322808B2 JP 4322808 B2 JP4322808 B2 JP 4322808B2 JP 2004537373 A JP2004537373 A JP 2004537373A JP 2004537373 A JP2004537373 A JP 2004537373A JP 4322808 B2 JP4322808 B2 JP 4322808B2
- Authority
- JP
- Japan
- Prior art keywords
- delay
- data processing
- processing
- processing circuit
- estimated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims description 76
- 230000003044 adaptive effect Effects 0.000 title 1
- 230000000694 effects Effects 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 13
- 230000008569 process Effects 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 4
- 238000013461 design Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 230000000875 corresponding effect Effects 0.000 description 6
- 238000004088 simulation Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000004886 process control Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3871—Asynchronous instruction pipeline, e.g. using handshake signals between stages
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Advance Control (AREA)
- Logic Circuits (AREA)
- Power Sources (AREA)
- Manipulation Of Pulses (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Description
Claims (10)
- 入力データ・パターンを処理し、データ処理回路の処理活動に依存する処理遅延の後で出力データ・パターンを出力するデータ処理回路であって、
a)複数のデータ・パターンのそれぞれに対応する推定された処理遅延を格納するプログラム可能な記憶部を有する推定の手段と、
b)前記記憶部から取得された、前記入力データ・パターンに対応する前記推定された処理遅延に応じて、前記データ処理回路への電力供給を制御する制御手段を備えることを特徴とするデータ処理回路。 - 前記プログラム可能な記憶部は、前記推定された処理遅延を格納するルックアップ・テーブルを備えることを特徴とする請求項1に記載のデータ処理回路。
- 前記ルックアップ・テーブルは、前記入力データ・パターンによってアドレスされ、前記推定された処理遅延を出力することを特徴とする請求項2に記載のデータ処理回路。
- 前記推定の手段は、一連の入力データ・パターンに基づく前記処理遅延を推定するように適合されることを特徴とする請求項1乃至3のいずれか一項に記載のデータ処理回路。
- 前記制御手段は、前記推定された遅延から前記処理の活動を導き、前記導かれた処理の活動に応じて前記データ処理回路への電力供給を制御するように調整されることを特徴とする請求項1乃至4のいずれか一項に記載のデータ処理回路。
- 前記制御手段は、前記推定された処理遅延に応じて前記データ処理回路へのクロック供給を制御するように適合されることを特徴とする請求項1乃至5のいずれか一項に記載のデータ処理回路。
- 前記データ処理回路はパイプライン構造を備えており、前記制御手段は前記パイプライン構造のステージごとに前記クロック供給を選択的にゲート制御するように適合されることを特徴とする請求項6に記載のデータ処理回路。
- 前記制御手段は、前のステージで有効な出力信号が生成され、後のステージで前記出力信号が格納された場合に、前記クロック供給のゲート制御を解除する(ungate)ように調整されることを特徴とする請求項7に記載のデータ処理回路。
- 前記推定された処理遅延は、前記クロック信号のサイクル数として表されることを特徴とする請求項1乃至8のいずれかに記載のデータ処理回路。
- 入力データ・パターンの処理を制御する方法であって、前記処理の活動に依存する処理遅延の後で事前に指定した出力データ・パターンが生成され、
a)複数のデータ・パターンのそれぞれに対応する推定された処理遅延を格納するプログラム可能な記憶部にアクセス可能であり、前記記憶部にアクセスすることにより前記入力データ・パターンに応じた前記処理遅延を推定するステップと、
b)前記推定された処理遅延に応じて前記処理への電力供給を制御するステップを備えることを特徴とする方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02078907 | 2002-09-20 | ||
PCT/IB2003/003568 WO2004027528A2 (en) | 2002-09-20 | 2003-08-08 | Adaptive data processing scheme based on delay forecast |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006500813A JP2006500813A (ja) | 2006-01-05 |
JP4322808B2 true JP4322808B2 (ja) | 2009-09-02 |
Family
ID=32011005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004537373A Expired - Fee Related JP4322808B2 (ja) | 2002-09-20 | 2003-08-08 | 遅延の予測に基づく適応データ処理スキーム |
Country Status (6)
Country | Link |
---|---|
US (1) | US7246251B2 (ja) |
EP (1) | EP1543390A2 (ja) |
JP (1) | JP4322808B2 (ja) |
CN (1) | CN100414941C (ja) |
AU (1) | AU2003253163A1 (ja) |
WO (1) | WO2004027528A2 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7437580B2 (en) * | 2004-05-05 | 2008-10-14 | Qualcomm Incorporated | Dynamic voltage scaling system |
US8291256B2 (en) * | 2006-02-03 | 2012-10-16 | National University Corporation Kobe University | Clock stop and restart control to pipelined arithmetic processing units processing plurality of macroblock data in image frame per frame processing period |
US9042366B2 (en) * | 2010-09-30 | 2015-05-26 | Vitesse Semiconductor Corporation | Timestamp predictor for packets over a synchronous protocol |
CN105431819A (zh) * | 2013-09-06 | 2016-03-23 | 华为技术有限公司 | 异步处理器消除亚稳态的方法和装置 |
US10289186B1 (en) * | 2013-10-31 | 2019-05-14 | Maxim Integrated Products, Inc. | Systems and methods to improve energy efficiency using adaptive mode switching |
US10698692B2 (en) | 2016-07-21 | 2020-06-30 | Advanced Micro Devices, Inc. | Controlling the operating speed of stages of an asynchronous pipeline |
CN108614538B (zh) * | 2018-06-21 | 2023-07-21 | 烟台东方能源科技有限公司 | 一种工业设备有序运行的控制方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4313135B1 (en) * | 1980-07-28 | 1996-01-02 | J Carl Cooper | Method and apparatus for preserving or restoring audio to video |
US5706314A (en) * | 1995-01-04 | 1998-01-06 | Hughes Electronics | Joint maximum likelihood channel and timing error estimation |
WO1997023068A2 (en) * | 1995-12-15 | 1997-06-26 | Philips Electronic N.V. | An adaptive noise cancelling arrangement, a noise reduction system and a transceiver |
JPH1013394A (ja) * | 1996-06-21 | 1998-01-16 | Fanuc Ltd | 通信における同期方法 |
JP2002510081A (ja) * | 1998-03-27 | 2002-04-02 | シーメンス アクチエンゲゼルシヤフト | 中央のタイムベースにローカルのタイムベースを同期化するための方法ならびに本方法を実施するための装置およびその使用方法 |
US6522706B1 (en) * | 1998-12-10 | 2003-02-18 | National Semiconductor Corporation | Delay spread estimation for multipath fading channels |
WO2001078423A1 (en) * | 2000-04-11 | 2001-10-18 | Airnet Communications Corporation | Method and apparatus for originating gsm-900/gsm-1900/gsm-1800 cellular calls without requiring full power at call initiation |
US6587804B1 (en) * | 2000-08-14 | 2003-07-01 | Micron Technology, Inc. | Method and apparatus providing improved data path calibration for memory devices |
US7036037B1 (en) * | 2002-08-13 | 2006-04-25 | Cypress Semiconductor Corp. | Multi-bit deskewing of bus signals using a training pattern |
-
2003
- 2003-08-08 AU AU2003253163A patent/AU2003253163A1/en not_active Abandoned
- 2003-08-08 JP JP2004537373A patent/JP4322808B2/ja not_active Expired - Fee Related
- 2003-08-08 EP EP03797410A patent/EP1543390A2/en not_active Withdrawn
- 2003-08-08 WO PCT/IB2003/003568 patent/WO2004027528A2/en active Application Filing
- 2003-08-08 US US10/527,853 patent/US7246251B2/en not_active Expired - Lifetime
- 2003-08-08 CN CNB038221748A patent/CN100414941C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO2004027528A2 (en) | 2004-04-01 |
JP2006500813A (ja) | 2006-01-05 |
AU2003253163A1 (en) | 2004-04-08 |
CN100414941C (zh) | 2008-08-27 |
WO2004027528A3 (en) | 2004-08-05 |
US20050273639A1 (en) | 2005-12-08 |
US7246251B2 (en) | 2007-07-17 |
CN1682164A (zh) | 2005-10-12 |
EP1543390A2 (en) | 2005-06-22 |
AU2003253163A8 (en) | 2004-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN114076883A (zh) | 老化电路、芯片老化测试方法及芯片 | |
US6838917B2 (en) | Circuit configuration for processing data, and method for identifying an operating state | |
JP4322808B2 (ja) | 遅延の予測に基づく適応データ処理スキーム | |
US6014752A (en) | Method and apparatus for fully controllable integrated circuit internal clock | |
KR100372066B1 (ko) | 반도체 기억 장치, 및 그 내부 회로를 활성화시키기 위한신호의 타이밍 발생 방법 | |
US5305277A (en) | Data processing apparatus having address decoder supporting wide range of operational frequencies | |
KR100986534B1 (ko) | 멀티모드,일정―대기시간 클록 생성 회로 | |
US7417915B2 (en) | Multiport memory device | |
US20060190856A1 (en) | Method and apparatus to generate circuit energy models with clock gating | |
US7873887B2 (en) | Burn-in test circuit, burn-in test method, burn-in test apparatus, and a burn-in test pattern generation program product | |
US20150145580A1 (en) | Apparatus for controlling semiconductor chip characteristics | |
US11879938B2 (en) | Method for detecting perturbations in a logic circuit and logic circuit for implementing this method | |
JPH11202028A (ja) | Icテスタ | |
EP1620829B1 (en) | Electronic circuit device for cryptographic applications | |
US6477684B1 (en) | Automatic test pattern generation modeling for LSSD to interface with Muxscan | |
US6392404B1 (en) | Triggered integrated circuit tester | |
US6530053B1 (en) | Semiconductor device | |
TWI655577B (zh) | 運算速度補償電路及其補償方法 | |
JP2001319494A (ja) | メモリ回路用の組込み自己試験装置 | |
JP4869911B2 (ja) | ロジックbist回路及びモジュロ回路 | |
JP2830730B2 (ja) | ダイナミックメモリ | |
KR200222679Y1 (ko) | 입력신호의 상승에지 및 하강에지의 선택적 검출장치 | |
JP3277785B2 (ja) | パターン発生回路 | |
US6891421B2 (en) | Method and apparatus for on die clock shrink burst mode | |
US20060202731A1 (en) | Semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060807 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071228 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080205 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080430 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080619 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080822 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081120 |
|
A911 | Transfer of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20090108 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090508 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090603 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120612 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130612 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |