JP3932396B2 - Mixed delay locked loop circuit and clock signal synchronization method thereof - Google Patents

Mixed delay locked loop circuit and clock signal synchronization method thereof Download PDF

Info

Publication number
JP3932396B2
JP3932396B2 JP2001401857A JP2001401857A JP3932396B2 JP 3932396 B2 JP3932396 B2 JP 3932396B2 JP 2001401857 A JP2001401857 A JP 2001401857A JP 2001401857 A JP2001401857 A JP 2001401857A JP 3932396 B2 JP3932396 B2 JP 3932396B2
Authority
JP
Japan
Prior art keywords
delay
clock signal
signal
internal clock
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001401857A
Other languages
Japanese (ja)
Other versions
JP2003110423A (en
Inventor
成 翊 趙
Original Assignee
株式会社ハイニックスセミコンダクターHynix Semiconductor Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to KR20010058152A priority Critical patent/KR100437611B1/en
Priority to KR2001-058152 priority
Application filed by 株式会社ハイニックスセミコンダクターHynix Semiconductor Inc. filed Critical 株式会社ハイニックスセミコンダクターHynix Semiconductor Inc.
Publication of JP2003110423A publication Critical patent/JP2003110423A/en
Application granted granted Critical
Publication of JP3932396B2 publication Critical patent/JP3932396B2/en
Application status is Expired - Fee Related legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S331/00Oscillators
    • Y10S331/02Phase locked loop having lock indicating or detecting means

Description

[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a mixed delay locked loop circuit (DLL), and more particularly to a mixed delay locked loop circuit that synchronizes an external reference signal and an output clock signal.
[0002]
[Prior art]
Regardless of whether the local clock signal is leading or lagging relative to the reference signal, the problem of providing a clock regeneration system to a semiconductor memory device that attempts to perform stable locking within the shortest time is It has become a very important issue in the field of high-speed computers. Regeneration must be done at every location in the computer so that all regenerated clock signals are generated with minimal skew. Graphic applications such as pixel clock generation require high resolution, fast locking time and a wide frequency range. Further, the DDR DRAM circuit is required to have a minimum phase delay time smaller than a half cycle of the reference signal.
[0003]
Delay locked loop (DLL) circuits have become an important part in solving such timing problems in electronic systems. In particular, the DLL allows the designer to monitor the phase difference between the reference signal and the internal clock signal in relation to the reference signal. Such a phase difference between the reference signal and the internal clock signal results in a corresponding response delay in the semiconductor memory device. As a result, the DLL has been used to align the reference signal with the internal clock signal. There are three types of DLLs: digital, analog and hybrid (or mixed).
[0004]
A mixed DLL is disclosed in US Pat. No. 6,242,955 B1 (Assignee: Silicon Magic Corporation, Appl. No .: 09/399, 116, Fielded: Sep. 20, 1999). As disclosed in the above-mentioned patent publication, such a mixed DLL has advantages such as a faster locking time, a wide frequency range, and a high resolution, but covers the clock frequency to be used. A one cycle delay line is required. When such a one-cycle delay line is used, there is a problem that the delay change due to the influence of noise is very large. Furthermore, there is a problem that power consumption increases due to the delay line, and the required area for installation increases.
In addition, in the digital DLL, since the delay line is composed of unit delay, the movement due to the influence of noise after locking also moves due to the unit delay, so the clock jitter is very large. There is a problem that it is big.
[0005]
[Problems to be solved by the invention]
Therefore, the present invention has been made in view of the problems in the above conventional mixed delay locked loop circuit and its clock signal synchronization method, and the object of the present invention is to provide a mixture in which the delay change due to the influence of noise is not large. It is an object to provide a type delay locked loop circuit and a clock signal synchronization method thereof.
[0006]
Another object of the present invention is to provide a mixed delay locked loop circuit and a clock signal synchronization method thereof that consumes less power and requires a small area.
Furthermore, another object of the present invention is to provide a mixed delay locked loop circuit and a clock signal synchronization method thereof in which the clock jitter is not large due to the movement caused by the influence of noise after locking.
[0007]
[Means for Solving the Problems]
A mixed delay locked loop circuit according to the present invention, which has been made to achieve the above object, is a mixed delay locked loop circuit , which uses a reference clock signal input from the outside, to the mixed delay locked loop circuit. A digital half delay comprising an input buffer for outputting a first internal clock signal having a suitable signal level and a second internal clock signal having a phase difference of 180 ° from the first internal clock signal, and a plurality of unit delay units with a line, it said digital half than the phases of the output clock signal obtained by feeding the output signal from the analog delay line of the first internal clock signal input from the input buffer and the mixture delay locked loop circuit one of the internal clock signal in said delay line first internal clock signal and the second internal clock signal There controlling a delay amount internal clock signal provided selectively is delayed, the locking (locking) is performed between the first internal clock signal and the output clock signal, with the digital half delay line A digital delay unit for fixing the delay amount of the analog signal, and the analog delay line, and comparing the phase of the first internal clock signal and the output clock signal and converting the comparison result into an analog signal, and then the analog signal. And an analog delay unit that controls a delay amount by which the output signal of the digital half delay line is delayed by the analog delay line, and the digital delay unit includes the first internal clock signal and the output clock signal. A first phase comparator that compares the phase and outputs a first phase comparison signal indicating a comparison result; and receives the first phase comparison signal. A first delay controller for generating a first delay control signal for controlling a delay amount in the digital half delay line, and receiving the first phase comparison signal to receive the first internal clock signal and the output clock. A locking detector for fixing the first delay control signal when it is determined that the first internal clock signal is locked to the digital half delay line according to the first phase comparison signal. Any one of the second internal clock signals is selectively provided, and an output signal of the analog delay line is provided as the output clock signal of the mixed delay locked loop circuit. To do.
[0008]
The first delay controller includes a counter that operates according to the first phase comparison signal. When the locking detector determines that the first internal clock signal and the output clock signal are locked, the counter Is characterized by being fixed.
The analog delay unit compares a phase of the first internal clock signal and the output clock signal, outputs a second phase comparison signal indicating a comparison result, and receives the second phase comparison signal. A second delay controller for generating a second delay control signal for controlling a delay amount in the analog delay line; and converting the second delay control signal into an analog signal to control the analog delay line. And a digital / analog converter provided to the analog delay line.
A clock divider for dividing the reference clock signal and providing it to the first delay controller and the second delay controller is further provided.
An output duplicating delay unit that feeds back the output clock signal to the first phase comparator and the second phase comparator is further provided .
[0009]
Also, a mixed delay locked loop circuit according to the present invention made to achieve the above object is a mixed delay locked loop circuit , which uses the input clock signal input from the outside and uses the mixed delay locked loop. An input buffer for outputting a first internal clock signal having a signal level suitable for a circuit, a second internal clock signal having a phase difference of 180 ° from the first internal clock signal, and a plurality of unit delay units. The first internal clock signal or the second internal clock signal is selectively provided from the input buffer, a digital half delay line for delaying the input clock signal by a digital method for a predetermined time, and the first internal clock signal ; position of an output clock signal obtained by feeding the output signal from the analog delay line of the mixing delay locked loop circuit A first phase comparator that outputs a first phase comparison signal indicating a comparison result, and a first delay control signal that receives the first phase comparison signal and controls a delay amount in the digital half delay line. Generating and providing to the digital half delay line and receiving the first phase comparison signal and determining that the first internal clock signal and the output clock signal are locked; The locking detector for fixing the first delay control signal, the analog delay line for delaying the output signal of the digital half delay line for a predetermined time by an analog method, and the phase of the first internal clock signal and the output clock signal are compared. A second phase comparator that outputs a second phase comparison signal indicating a comparison result, and a delay in the analog delay line when the second phase comparison signal is received. A second delay controller for generating a second delay control signal for controlling a delay amount; and a digital signal for converting the second delay control signal into an analog signal and providing the analog delay line to the analog delay line for controlling the analog delay line. / Analog converter.
[0010]
In order to achieve the above object, a clock signal synchronization method for a mixed delay locked loop circuit according to the present invention synchronizes an output clock signal generated with respect to a reference clock signal input from the outside in the mixed delay locked loop circuit. a method for a second having a first internal clock signal having a signal level suitable for the mixing delay locked loop circuit using the reference clock signal and the phase difference between the first internal clock signal and the 180 ° The phase of the first internal clock signal and the output clock signal obtained by feeding back the output signal from the analog delay line of the mixed delay locked loop circuit is compared with the first phase by generating and outputting the internal clock signal . generating a phase comparison signal, comprising a plurality of unit delay unit by using the first phase comparison signal by a digital half delay line And controlling the amount of delay of the internal clock signal serial any one of the internal clock signal in the first internal clock signal and the second internal clock signal is provided selectively, the said first internal clock signal When locking is performed with the output clock signal, the phase of the first internal clock signal and the output clock signal are compared with the step of fixing the delay amount of the internal clock signal in the digital half delay line. Generating a second phase comparison signal, converting the second phase comparison signal to an analog signal, and controlling a delay amount by which the output signal of the digital half delay line is delayed by the analog delay line using the analog signal; And a step of performing.
[0011]
According to the present invention having such a configuration, since the length of the delay line is shortened, the delay change due to the influence of noise is not large. Furthermore, power consumption and required area are reduced, and there is an advantage that clock jitter due to the influence of noise after locking is not large.
[0012]
DETAILED DESCRIPTION OF THE INVENTION
Next, a specific example of an embodiment of a mixed delay locked loop circuit and a clock signal synchronization method according to the present invention will be described with reference to the drawings.
FIG. 1 is a block diagram of a mixed delay locked loop circuit (hereinafter referred to as a mixed DLL circuit) having a half delay line according to the present invention. As shown in FIG. 1, the mixed DLL according to the present invention is roughly divided into a digital delay unit 100 and an analog delay unit 200. The digital delay unit 100 includes a phase detector 101, a delay controller 103, a locking detector 105, a phase delay monitor 107, a Mux 109, and a digital (coarse) delay line 111. On the other hand, the analog delay unit 200 includes a phase detector 201, a delay controller 203, a digital / analog converter 205, and an analog (fine) delay line 207.
[0013]
The phase detector 201 shown in FIG. 1 is included in the digital delay unit 100 for the convenience of drawing, but is an element constituting the analog delay unit 200. In addition, an input buffer 301, an output duplication delay unit 303, and a clock frequency divider 305 are further provided. REF_CLK shown in FIG. 1 is a reference clock signal input from the outside, DLL_CLK is a clock signal generated by the mixed DLL circuit of the present invention, FB_CLK is the first phase detection via the output duplication delay 303 via DLL_CLK CLK is a clock signal fed back to the detector 101 and the second phase detector 201, CLK is an output clock signal of the input buffer 301, CLK_B is another output clock signal of the input buffer 301, and phase-shifted from CLK by 180 ° Each represents a clock signal.
[0014]
First, the phase detector 101 in the digital delay unit 100 compares the phase difference between the output signal CLK of the input buffer 301 and the feedback signal FB_CLK to generate an up signal (UP) or a down signal (DN). The output signal of the phase detector 101 is provided to the delay controller 103, the locking detector 105, and the phase delay monitor 107. The delay controller 103 includes a counter (not shown) that stores the degree of delay in the digital (coarse) delay line 111 and changes the value of the counter according to the output signal of the phase detector 101. The locking detector 105 receives the up signal (UP) or the down signal (DN) from the phase detector 101, determines whether locking is possible between the internal clock signal CLK and the feedback clock signal FB_CLK, and the two clocks. When it is confirmed that the signals are locked to each other, the counter inside the delay controller 103 is fixed. The phase delay monitor 107 determines whether or not half delay with respect to the frequency range of the clock signal provided using the output signal of the phase detector 101 is possible. The Mux 109 selectively supplies to the digital (coarse) delay line 111 the first internal clock signal CLK or the second internal clock signal CLK_B phase-shifted by 180 ° from the internal clock signal according to the output signal of the phase delay monitor 107. Acts as a switch. The digital (coarse) delay line 111 is configured by a unit delay, and a clock signal provided via the Mux 109 is delayed for a predetermined time and provided to the analog (fine) delay line 207 of the analog delay unit 200. .
[0015]
Next, in the analog delay unit 200, the phase detector 201 compares the phase difference between the first internal clock signal CLK and the feedback clock signal FB_CLK, generates an up signal (UP) or a down signal (DN), and a delay controller. 203. The delay controller 203 includes a counter (not shown) that stores the degree of delay in the analog (fine) delay line 207, and changes the counter value according to the output of the phase detector 203. The digital / analog converter 205 converts the counter value of the delay controller 203 into a current amount that is an analog signal.
On the other hand, the input buffer 301 receives the reference clock signal REF_CLK from the outside, and changes it to a signal level suitable for the DLL circuit. The output duplication delay unit 303 feeds back the internal clock signal DLL_CLK generated by the DLL circuit and provides it to the phase detectors 101 and 201. The clock divider 305 appropriately divides the reference clock signal and provides it to the delay controllers 103 and 203 to operate the counters in the delay controllers 103 and 203.
[0016]
The digital delay unit 100 shown in FIG. 1 adjusts the digital (coarse) delay line 111 composed of unit delays using a digital method to generate an external reference signal REF_CLK provided through the input buffer 301. Delay with coarse precision. The analog delay unit 200 finely adjusts the analog (fine) delay line 207 using an analog method after the digital delay unit 100 is locked, and delays the output signal of the digital (coarse) delay line 111 with high precision.
[0017]
More specifically, the phase detector 101 in the digital delay unit 100 compares the external clock signal CLK with the feedback clock signal FB_CLK to determine UP / HOLD / DOWN. Only the half delay line must cover the desired external reference clock signal REF_CLK range, and the unit delay is selected from the beginning via the delay controller 103 with the digital (coarse) delay line 111 composed of unit delays. Therefore, the phase delay monitor 107 determines the UP / DOWN signal of the phase detector 101 and selects the first internal clock signal CLK or the second internal clock signal CLK_B. The delay controller 103 checks the number of up signals and down signals so that the coarse delay can be increased or decreased by the output signal of the phase detector 101. The locking detector 105 detects the HOLD state that is the output of the phase detector 101 and stops the delay controller 103. If the digital delay unit 100 maintains the locked state in this way, it will have a jitter equivalent to the unit delay. Next, fine tuning by the operation of the analog delay unit 200 is performed on the jitter of the unit delay. Done.
[0018]
After the delay controller 103 is fixed by the locking detector 105 of the digital delay unit 200, the phase detector 201 compares the clock signal CLK with the feedback clock signal FB_CLK so that the delay can be finely tuned ( Determine UP / DOWN (DOWN). The delay controller 203 checks the number of up signals (UP) or down signals (DN) using an internal counter (not shown) so that the delay can be increased or decreased by the output signal of the phase detector 201. To do. The digital / analog converter 205 converts the counter value of the delay controller 203 into a current amount that is an analog signal. The fine delay is adjusted by adjusting the current of the digital / analog converter 205.
[0019]
The present invention is not limited to the above-described embodiments. Various modifications can be made without departing from the technical scope of the present invention.
[0020]
【The invention's effect】
As described above, according to the mixed delay locked loop circuit and the clock signal synchronization method of the present invention having such a configuration, the delay line length is shortened, so that the delay change due to the noise is not large. Further, power consumption and required area are reduced, and there is an advantage that clock jitter due to the influence of noise after locking is not large.
[Brief description of the drawings]
FIG. 1 is a configuration diagram of a mixed delay locked loop circuit according to the present invention.
[Explanation of symbols]
100 Digital Delay Unit 101 Phase Detector 103 Delay Controller 105 Locking Detector 107 Phase Delay Monitor 109 Mux
111 Digital (Coarse) Delay Line 200 Analog Delay Unit 201 Phase Detector 203 Delay Controller 205 Digital / Analog Converter 207 Analog (Fine) Delay Line 301 Input Buffer 303 Output Duplicate Delay 305 Clock Divider

Claims (12)

  1. A mixed delay locked loop circuit,
    Using a reference clock signal input from the outside, a first internal clock signal having a signal level suitable for the mixed delay locked loop circuit, and a second internal clock having a phase difference of 180 ° with respect to the first internal clock signal An input buffer for outputting a clock signal;
    An output clock having a digital half delay line composed of a plurality of unit delay units, and feeding back the first internal clock signal input from the input buffer and the output signal from the analog delay line of the mixed delay locked loop circuit An internal clock signal in which one of the first internal clock signal and the second internal clock signal is selectively provided is delayed by the digital half delay line by comparing the phase with the signal. A digital delay unit that controls a delay amount and locks the delay amount in the digital half delay line when locking is performed between the first internal clock signal and the output clock signal;
    The analog delay line is provided, the phases of the first internal clock signal and the output clock signal are compared, and the comparison result is converted into an analog signal. An analog delay unit for controlling the delay amount by which the output signal of the delay line is delayed ,
    The digital delay unit compares the phase of the first internal clock signal with the phase of the output clock signal and outputs a first phase comparison signal indicating a comparison result;
    A first delay controller that receives the first phase comparison signal and generates a first delay control signal that controls a delay amount in the digital half delay line;
    A locking detector for fixing the first delay control signal when the first phase comparison signal is received and it is determined that the first internal clock signal and the output clock signal are locked ;
    According to the first phase comparison signal, one of the first internal clock signal and the second internal clock signal is selectively provided to the digital half delay line, and an output of the analog delay line is provided. A mixed delay locked loop circuit, wherein a signal is provided as the output clock signal of the mixed delay locked loop circuit.
  2.   The first delay controller includes a counter that operates according to the first phase comparison signal. When the locking detector determines that the first internal clock signal and the output clock signal are locked, the counter 2. The mixed delay locked loop circuit according to claim 1, wherein is fixed.
  3. The analog delay unit compares a phase between the first internal clock signal and the output clock signal and outputs a second phase comparison signal indicating a comparison result ; and
    A second delay controller that receives the second phase comparison signal and generates a second delay control signal that controls a delay amount in the analog delay line ;
    The digital / analog converter according to claim 1, further comprising a digital / analog converter that converts the second delay control signal into an analog signal and provides the analog delay line to the analog delay line for controlling the analog delay line. Mixed delay locked loop circuit.
  4. Mixing delay locked according to claim 1 or 3, characterized in that it further comprises a clock divider providing the reference clock signal to the frequency division to the first delay controller and a second delay controller Loop circuit.
  5. Mixing delay locked loop circuit according to claim 1 or 3, characterized by further comprising an output replica delay unit for feeding back the output clock signal to said first phase comparator and second phase comparators.
  6. A mixed delay locked loop circuit,
    A first internal clock signal having a signal level suitable for the mixed delay locked loop circuit using an input clock signal input from the outside, and a second internal having a phase difference of 180 ° from the first internal clock signal An input buffer for outputting a clock signal;
    A digital half delay line configured by a plurality of unit delay units, wherein the first internal clock signal or the second internal clock signal is selectively provided from the input buffer and delays the input clock signal by a digital method for a predetermined time; ,
    A first phase for outputting a first phase comparison signal indicating a comparison result by comparing phases of the first internal clock signal and an output clock signal obtained by feeding back an output signal from the analog delay line of the mixed delay locked loop circuit. A comparator;
    A first delay controller that receives the first phase comparison signal, generates a first delay control signal for controlling a delay amount in the digital half delay line, and provides the first delay control signal to the digital half delay line;
    A locking detector for fixing the first delay control signal when the first phase comparison signal is received and it is determined that the first internal clock signal and the output clock signal are locked;
    An analog delay line that delays the output signal of the digital half delay line for a predetermined time in an analog manner;
    A second phase comparator for outputting a second phase comparison signal indicating a comparison result by comparing phases of the first internal clock signal and the output clock signal ;
    A second delay controller that receives the second phase comparison signal and generates a second delay control signal that controls a delay amount in the analog delay line ;
    A mixed delay locked loop circuit comprising: a digital / analog converter that converts the second delay control signal into an analog signal and supplies the analog delay line to the analog delay line for control of the analog delay line .
  7. The first delay controller includes a counter that operates according to the first phase comparison signal. When the locking detector determines that the first internal clock signal and the output clock signal are locked, the counter 7. The mixed delay locked loop circuit according to claim 6 , wherein is fixed.
  8. Wherein the digital half delay line, wherein further comprising a Mux (multiplexer) to any one of the internal clock signal in accordance with said first phase comparison signal first and said second internal clock signal selectively provides The mixed delay locked loop circuit according to claim 6 .
  9. The mixed type according to claim 6 , further comprising a clock divider that divides an input clock signal input from the outside and provides the divided clock signal to the first delay controller and the second delay controller. Delay locked loop circuit.
  10. 7. The mixed delay locked loop circuit according to claim 6 , further comprising an output duplicating delay device for feeding back the output clock signal to the first phase comparator and the second phase comparator .
  11. A method of synchronizing an output clock signal generated with respect to a reference clock signal input from the outside in a mixed delay locked loop circuit ,
    Using the reference clock signal, a first internal clock signal having a signal level suitable for the mixed delay locked loop circuit and a second internal clock signal having a phase difference of 180 ° from the first internal clock signal are generated. And output stage ,
    A first phase comparison signal is generated by comparing phases of the first internal clock signal and an output clock signal obtained by feeding back an output signal from an analog delay line of the mixed delay locked loop circuit. Delay of an internal clock signal in which any one of the first internal clock signal and the second internal clock signal is selectively provided by a digital half delay line including a plurality of unit delay units. Controlling the amount;
    When locking is performed between the first internal clock signal and the output clock signal, fixing a delay amount of the internal clock signal in the digital half delay line ;
    Comparing the phase of the first internal clock signal and the output clock signal to generate a second phase comparison signal, and converting the second phase comparison signal into an analog signal;
    A method of synchronizing the clock signal of the mixed delay locked loop circuit, comprising: controlling a delay amount by which the output signal of the digital half delay line is delayed by the analog delay line using the analog signal.
  12. According to the first phase comparison signal, claims and further comprising any one step of selectively providing the internal clock signal in said digital half delay the first and the second internal clock signal on line Item 12. A clock signal synchronization method for a mixed delay locked loop circuit according to Item 11 .
JP2001401857A 2001-09-20 2001-12-28 Mixed delay locked loop circuit and clock signal synchronization method thereof Expired - Fee Related JP3932396B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR20010058152A KR100437611B1 (en) 2001-09-20 2001-09-20 A mixed delay lock loop circuit
KR2001-058152 2001-09-20

Publications (2)

Publication Number Publication Date
JP2003110423A JP2003110423A (en) 2003-04-11
JP3932396B2 true JP3932396B2 (en) 2007-06-20

Family

ID=19714454

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001401857A Expired - Fee Related JP3932396B2 (en) 2001-09-20 2001-12-28 Mixed delay locked loop circuit and clock signal synchronization method thereof

Country Status (3)

Country Link
US (1) US6518807B1 (en)
JP (1) JP3932396B2 (en)
KR (1) KR100437611B1 (en)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6856558B1 (en) 2002-09-20 2005-02-15 Integrated Device Technology, Inc. Integrated circuit devices having high precision digital delay lines therein
KR100500925B1 (en) * 2002-11-27 2005-07-14 주식회사 하이닉스반도체 Low jitter dll using 2 coarse half delay line with digital phase mixer
US7336752B2 (en) * 2002-12-31 2008-02-26 Mosaid Technologies Inc. Wide frequency range delay locked loop
KR100531469B1 (en) * 2003-01-09 2005-11-28 주식회사 하이닉스반도체 Analog Delay Lock Loop with store circuit about delay lock
US7020793B1 (en) * 2003-01-31 2006-03-28 Lsi Logic Corporation Circuit for aligning signal with reference signal
KR100564566B1 (en) * 2003-04-14 2006-03-29 삼성전자주식회사 Delay locked loop capable of receiving external clock signal directly
US7202714B2 (en) * 2003-05-12 2007-04-10 Samsung Electronics Co., Ltd. Amplifier circuit with output delay selectively changed according to common mode voltage level, associated replica delay circuit and internal clock generator
US7477716B2 (en) * 2003-06-25 2009-01-13 Mosaid Technologies, Inc. Start up circuit for delay locked loop
KR100543460B1 (en) * 2003-07-07 2006-01-20 삼성전자주식회사 Delay Locked Loop
US6867627B1 (en) 2003-09-16 2005-03-15 Integrated Device Technology, Inc. Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable locking characteristics
US7091760B1 (en) * 2004-02-25 2006-08-15 Altera Corporation DLL with adjustable phase shift using processed control signal
KR100537196B1 (en) * 2004-03-05 2005-12-16 주식회사 하이닉스반도체 Delay locked loop in semiconductor memory device and its clock locking method
US7177205B2 (en) * 2004-04-27 2007-02-13 Intel Corporation Distributed loop components
KR100541685B1 (en) * 2004-04-30 2006-01-10 주식회사 하이닉스반도체 Delay Locked Loop device
KR100537202B1 (en) * 2004-05-06 2005-12-16 주식회사 하이닉스반도체 Semiconductor device capable of using lock-in state information of delay locked loop
US7138845B2 (en) * 2004-07-22 2006-11-21 Micron Technology, Inc. Method and apparatus to set a tuning range for an analog delay
JP4923395B2 (en) * 2004-08-30 2012-04-25 富士通株式会社 Semiconductor circuit, semiconductor circuit characteristic monitoring method, semiconductor circuit test method, semiconductor circuit test apparatus, and semiconductor circuit test program
US7116148B2 (en) * 2004-10-27 2006-10-03 Infineon Technologies Ag Variable delay line using two blender delays
US7116143B2 (en) * 2004-12-30 2006-10-03 Micron Technology, Inc. Synchronous clock generator including duty cycle correction
US7190201B2 (en) 2005-02-03 2007-03-13 Mosaid Technologies, Inc. Method and apparatus for initializing a delay locked loop
GB2427085A (en) * 2005-06-08 2006-12-13 Zarlink Semiconductor Ltd Variable signal delaying circuit, quadrature frequency converter and radio frequency tuner
KR100744069B1 (en) 2005-09-28 2007-07-30 주식회사 하이닉스반도체 Delay cell of voltage controled delay line using digital and analog control
KR100743493B1 (en) * 2006-02-21 2007-07-23 삼성전자주식회사 Adaptive delay locked loop
US20070205817A1 (en) * 2006-03-03 2007-09-06 Tyler Gomm Method, circuit and system for detecting a locked state of a clock synchronization circuit
TWI314256B (en) * 2006-05-17 2009-09-01 Realtek Semiconductor Corp Adjusting circuit for delay circuit and method thereof
KR100838376B1 (en) * 2006-08-24 2008-06-13 주식회사 하이닉스반도체 DLL circuit capable of preventing malfunctioning caused by VDD change.
KR100854457B1 (en) * 2006-12-29 2008-08-27 주식회사 하이닉스반도체 Delay locked loop
KR100850285B1 (en) * 2007-01-11 2008-08-04 삼성전자주식회사 Delay lock loop circuits and method for controlling the same
KR100856070B1 (en) * 2007-03-30 2008-09-02 주식회사 하이닉스반도체 Semiconductor memory device and driving method thereof
DE102007025329A1 (en) * 2007-05-31 2008-12-11 Osram Gesellschaft mit beschränkter Haftung projector
KR100958811B1 (en) 2008-09-02 2010-05-24 주식회사 하이닉스반도체 Delay locked loop circuit
KR101022674B1 (en) * 2008-12-05 2011-03-22 주식회사 하이닉스반도체 Delay locked loop circuit and operating method thereof
KR101606187B1 (en) 2009-02-20 2016-03-25 삼성전자주식회사 Delay locked loop circuit and method of operating delay locked loop circuit
JP2011061457A (en) * 2009-09-09 2011-03-24 Elpida Memory Inc Clock generating circuit, semiconductor device including the same, and data processing system
US8289062B2 (en) 2010-09-16 2012-10-16 Micron Technology, Inc. Analog delay lines and adaptive biasing
US9954517B2 (en) 2012-11-06 2018-04-24 Micron Technology, Inc. Apparatuses and methods for duty cycle adjustment
US9413338B2 (en) 2014-05-22 2016-08-09 Micron Technology, Inc. Apparatuses, methods, and circuits including a duty cycle adjustment circuit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5744991A (en) * 1995-10-16 1998-04-28 Altera Corporation System for distributing clocks using a delay lock loop in a programmable logic circuit
US5781055A (en) * 1996-05-31 1998-07-14 Sun Microsystems, Inc. Apparatus and method for instantaneous stretching of clock signals in a delay-locked loop multi-phase clock generator
CA2204089C (en) * 1997-04-30 2001-08-07 Mosaid Technologies Incorporated Digital delay locked loop
JPH1124785A (en) 1997-07-04 1999-01-29 Hitachi Ltd Semiconductor integrated circuit device and semiconductor memory system
US6101197A (en) 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US6069507A (en) 1998-05-22 2000-05-30 Silicon Magic Corporation Circuit and method for reducing delay line length in delay-locked loops
KR100295674B1 (en) * 1999-01-12 2001-07-12 김영환 Analog mixed digital dll
US6242955B1 (en) * 1999-09-20 2001-06-05 Silicon Magic Corporation Delay lock loop circuit, system and method for synchronizing a reference signal with an output signal

Also Published As

Publication number Publication date
KR20030025326A (en) 2003-03-29
JP2003110423A (en) 2003-04-11
KR100437611B1 (en) 2004-06-30
US6518807B1 (en) 2003-02-11

Similar Documents

Publication Publication Date Title
JP3947231B2 (en) Method and apparatus for generating an internal clock signal synchronized with an external clock signal
US6587534B2 (en) Delay lock loop with clock phase shifter
US7385428B2 (en) Digital delay locked loop capable of correcting duty cycle and its method
US7184509B2 (en) Delay locked loop circuit for internally correcting duty cycle and duty cycle correction method thereof
US7336752B2 (en) Wide frequency range delay locked loop
US6774690B2 (en) Digital dual-loop DLL design using coarse and fine loops
US6989700B2 (en) Delay locked loop in semiconductor memory device and its clock locking method
US6140854A (en) System with DLL
US5489864A (en) Delay interpolation circuitry
KR100411551B1 (en) Wide frequency-range delay-locked loop circuit
US6812760B1 (en) System and method for comparison and compensation of delay variations between fine delay and coarse delay circuits
US6043694A (en) Lock arrangement for a calibrated DLL in DDR SDRAM applications
US6867627B1 (en) Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable locking characteristics
JP3532861B2 (en) PLL circuit
KR100269316B1 (en) Delayed locked loop & phase locked loop merged with synchronous delay circuit
US5771264A (en) Digital delay lock loop for clock signal frequency multiplication
US5619148A (en) Digital variable in-lock range phase comparator
US5892380A (en) Method for shaping a pulse width and circuit therefor
US20040095174A1 (en) Duty cycle correction circuit and delay locked loop having the same
JP3232351B2 (en) Digital circuit device
TWI283967B (en) Register controlled delay locked loop having acceleration mode
JP2007221750A (en) Dll with function for implementing locking operation periodically during power down mode and locking operation method of same
US6404248B1 (en) Delay locked loop circuit for synchronizing internal supply clock with reference clock
TWI293520B (en) Delay locked loop and locking method thereof
US6922111B2 (en) Adaptive frequency clock signal

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040428

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060613

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20060913

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20060919

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061213

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070130

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070228

R150 Certificate of patent or registration of utility model

Ref document number: 3932396

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100330

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110330

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110330

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120330

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130330

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140330

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees