JP3923150B2 - 周波数シンセサイザ - Google Patents

周波数シンセサイザ Download PDF

Info

Publication number
JP3923150B2
JP3923150B2 JP29948297A JP29948297A JP3923150B2 JP 3923150 B2 JP3923150 B2 JP 3923150B2 JP 29948297 A JP29948297 A JP 29948297A JP 29948297 A JP29948297 A JP 29948297A JP 3923150 B2 JP3923150 B2 JP 3923150B2
Authority
JP
Japan
Prior art keywords
signal
frequency
current
outputs
compensation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP29948297A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11122106A (ja
JPH11122106A5 (enExample
Inventor
浩三 一丸
Original Assignee
日本テキサス・インスツルメンツ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社 filed Critical 日本テキサス・インスツルメンツ株式会社
Priority to JP29948297A priority Critical patent/JP3923150B2/ja
Priority to US09/170,458 priority patent/US6169457B1/en
Priority to EP98308488A priority patent/EP0910171A1/en
Publication of JPH11122106A publication Critical patent/JPH11122106A/ja
Publication of JPH11122106A5 publication Critical patent/JPH11122106A5/ja
Application granted granted Critical
Publication of JP3923150B2 publication Critical patent/JP3923150B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP29948297A 1997-10-16 1997-10-16 周波数シンセサイザ Expired - Fee Related JP3923150B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP29948297A JP3923150B2 (ja) 1997-10-16 1997-10-16 周波数シンセサイザ
US09/170,458 US6169457B1 (en) 1997-10-16 1998-10-13 Frequency synthesizer with a switched capacitor compensation circuit
EP98308488A EP0910171A1 (en) 1997-10-16 1998-10-16 Frequency synthesizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29948297A JP3923150B2 (ja) 1997-10-16 1997-10-16 周波数シンセサイザ

Publications (3)

Publication Number Publication Date
JPH11122106A JPH11122106A (ja) 1999-04-30
JPH11122106A5 JPH11122106A5 (enExample) 2005-06-23
JP3923150B2 true JP3923150B2 (ja) 2007-05-30

Family

ID=17873150

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29948297A Expired - Fee Related JP3923150B2 (ja) 1997-10-16 1997-10-16 周波数シンセサイザ

Country Status (3)

Country Link
US (1) US6169457B1 (enExample)
EP (1) EP0910171A1 (enExample)
JP (1) JP3923150B2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6278331B1 (en) 1999-03-30 2001-08-21 Infineon Technologies Ag System and method for compensating wafer parameters
JP4631120B2 (ja) 2000-02-02 2011-02-16 日本テキサス・インスツルメンツ株式会社 周波数シンセサイザ、位相同期ループ周波数シンセサイザ
JP4392949B2 (ja) 2000-04-05 2010-01-06 日本テキサス・インスツルメンツ株式会社 周波数シンセサイザ
GB0129717D0 (en) * 2001-12-12 2002-01-30 Marconi Comm Ltd A method and an apparatus for signal transmission
US6891412B1 (en) * 2002-12-16 2005-05-10 Analog Devices, Inc. Low noise filter
US7174143B1 (en) * 2003-01-21 2007-02-06 Analog Devices, Inc. Receiver circuit with transmission loss compensation
US8193845B2 (en) 2010-07-06 2012-06-05 Microchip Technology Incorporated Binary-weighted delta-sigma fractional-N frequency synthesizer with digital-to-analog differentiators canceling quantization noise
EP4318909A3 (en) 2011-05-05 2024-03-06 PSEMI Corporation Dc-dc converter with modular stages
US10680515B2 (en) 2011-05-05 2020-06-09 Psemi Corporation Power converters with modular stages
US8743553B2 (en) 2011-10-18 2014-06-03 Arctic Sand Technologies, Inc. Power converters with integrated capacitors
US8619445B1 (en) 2013-03-15 2013-12-31 Arctic Sand Technologies, Inc. Protection of switched capacitor power converter
US8724353B1 (en) 2013-03-15 2014-05-13 Arctic Sand Technologies, Inc. Efficient gate drivers for switched capacitor converters
US9041459B2 (en) 2013-09-16 2015-05-26 Arctic Sand Technologies, Inc. Partial adiabatic conversion
CN116131601A (zh) 2015-03-13 2023-05-16 佩里格林半导体公司 用于变电的装置和方法以及计算机可读介质
KR20240159021A (ko) 2015-07-08 2024-11-05 피세미 코포레이션 스위칭된 커패시터 전력 컨버터들

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB429217A (en) 1934-03-21 1935-05-27 Gen Electric Co Ltd Improvements in or relating to radio receiving sets
GB2026268B (en) 1978-07-22 1982-07-28 Racal Communcations Equipment Frequency synthesizers
JP2855628B2 (ja) * 1988-05-11 1999-02-10 セイコーエプソン株式会社 位相同期回路
GB2238434B (en) * 1989-11-22 1994-03-16 Stc Plc Frequency synthesiser
US5166642A (en) 1992-02-18 1992-11-24 Motorola, Inc. Multiple accumulator fractional N synthesis with series recombination
FR2689342A1 (fr) * 1992-03-31 1993-10-01 Sgs Thomson Microelectronics Boucle à verrouillage de fréquence.
US5495206A (en) 1993-10-29 1996-02-27 Motorola, Inc. Fractional N frequency synthesis with residual error correction and method thereof
JP3647147B2 (ja) * 1996-06-28 2005-05-11 富士通株式会社 発振回路とそれを利用したｐｌｌ回路

Also Published As

Publication number Publication date
US6169457B1 (en) 2001-01-02
EP0910171A1 (en) 1999-04-21
JPH11122106A (ja) 1999-04-30

Similar Documents

Publication Publication Date Title
JP3923150B2 (ja) 周波数シンセサイザ
JP3327028B2 (ja) 周波数シンセサイザ
CN1158768C (zh) 带有抖动补偿的分数n分频的频率综合器
GB2431531A (en) Triangle waveform generator for a PWM amplifier
US7327820B2 (en) Method and apparatus for reducing quantization noise in fractional-N frequency synthesizers
WO2018077719A1 (en) Oscillator circuit and method for generating a clock signal
JP4141247B2 (ja) スペクトラム拡散クロック発生回路
US5150082A (en) Center frequency calibration for DC coupled frequency modulation in a phase-locked loop
US8503501B2 (en) Spread spectrum clock generation circuit and a method of controlling thereof
KR20040007473A (ko) 분수 보상방법을 갖는 분수분주 주파수 합성기
CN115735332A (zh) 用于产生振荡器信号的振荡器电路、设备和方法
WO2005062471A1 (en) Method and arrangement for interference compensation in a voltage-controlled frequency generator
JP4631120B2 (ja) 周波数シンセサイザ、位相同期ループ周波数シンセサイザ
JP4357674B2 (ja) 周波数シンセサイザ
JP2000209033A (ja) 位相同期ル―プ回路及びそれを使用した周波数変調方法
JP3895028B2 (ja) 周波数シンセサイザ
JP4392949B2 (ja) 周波数シンセサイザ
EP1017172B1 (en) Integrated circuit generating at least a voltage linear ramp having a slow rise
KR960014329B1 (ko) 발진회로
US5414391A (en) Frequency synthesizer with frequency-division induced phase variation canceler
WO2009027717A1 (en) Phase detector and phase locked loop
US4631501A (en) Voltage controlled oscillator
JP4082207B2 (ja) 周波数シンセサイザ
JPH1127144A (ja) 周波数シンセサイザ
JPH11103251A (ja) 補正回路付き周波数シンセサイザ

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040910

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20040910

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040910

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20040914

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040914

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060411

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060418

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060619

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20060619

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061107

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061121

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20061121

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070220

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070221

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100302

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110302

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120302

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130302

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130302

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140302

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees