JP3903960B2 - 画素データをメモリから取出すグラフィックスコントローラ及び装置 - Google Patents

画素データをメモリから取出すグラフィックスコントローラ及び装置 Download PDF

Info

Publication number
JP3903960B2
JP3903960B2 JP2003158189A JP2003158189A JP3903960B2 JP 3903960 B2 JP3903960 B2 JP 3903960B2 JP 2003158189 A JP2003158189 A JP 2003158189A JP 2003158189 A JP2003158189 A JP 2003158189A JP 3903960 B2 JP3903960 B2 JP 3903960B2
Authority
JP
Japan
Prior art keywords
data
line
memory
odd
segment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003158189A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004029783A5 (enExample
JP2004029783A (ja
Inventor
ジェフリー エリック
シング ライ バリンダー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of JP2004029783A publication Critical patent/JP2004029783A/ja
Publication of JP2004029783A5 publication Critical patent/JP2004029783A5/ja
Application granted granted Critical
Publication of JP3903960B2 publication Critical patent/JP3903960B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/391—Resolution modifying circuits, e.g. variable screen formats
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/10—Mixing of images, i.e. displayed pixel being the result of an operation, e.g. adding, on the corresponding input pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/02—Graphics controller able to handle multiple formats, e.g. input or output formats

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Transforming Electric Information Into Light Information (AREA)
JP2003158189A 2002-06-03 2003-06-03 画素データをメモリから取出すグラフィックスコントローラ及び装置 Expired - Fee Related JP3903960B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/161,965 US6919902B2 (en) 2002-06-03 2002-06-03 Method and apparatus for fetching pixel data from memory

Publications (3)

Publication Number Publication Date
JP2004029783A JP2004029783A (ja) 2004-01-29
JP2004029783A5 JP2004029783A5 (enExample) 2007-01-25
JP3903960B2 true JP3903960B2 (ja) 2007-04-11

Family

ID=29583524

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003158189A Expired - Fee Related JP3903960B2 (ja) 2002-06-03 2003-06-03 画素データをメモリから取出すグラフィックスコントローラ及び装置

Country Status (2)

Country Link
US (1) US6919902B2 (enExample)
JP (1) JP3903960B2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4710252B2 (ja) * 2004-05-28 2011-06-29 コニカミノルタホールディングス株式会社 画像表示装置、画像表示方法及び画像表示プログラム
KR100624311B1 (ko) * 2004-08-30 2006-09-19 삼성에스디아이 주식회사 프레임 메모리 제어 방법 및 그것을 이용한 표시 장치
US20070041662A1 (en) * 2005-08-22 2007-02-22 Eric Jeffrey Efficient scaling of image data
CN100442264C (zh) * 2005-10-14 2008-12-10 威盛电子股份有限公司 封包处理系统与方法
JP4910576B2 (ja) * 2006-09-04 2012-04-04 富士通株式会社 動画像処理装置
US20080055327A1 (en) * 2006-09-06 2008-03-06 Barinder Singh Rai Highly Efficient Display FIFO
US8669993B2 (en) * 2010-01-11 2014-03-11 Apple Inc. User interface unit for fetching only active regions of a frame
KR20140003148A (ko) * 2012-06-29 2014-01-09 삼성디스플레이 주식회사 메모리, 메모리 어드레싱 방법, 및 이를 포함하는 표시 장치
CN110214349B (zh) 2017-01-25 2022-10-04 苹果公司 具有中心凹形显示系统的电子设备

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5173774A (en) 1990-12-18 1992-12-22 Zenith Electronics Corporation Dual purpose HDTV/NTSC receiver
JPH04296173A (ja) 1991-03-25 1992-10-20 Fuji Photo Film Co Ltd インタレース方式におけるモニタのフリッカ防止方法および装置
US5585824A (en) * 1991-07-22 1996-12-17 Silicon Graphics, Inc. Graphics memory apparatus and method
JP2585957B2 (ja) * 1992-08-18 1997-02-26 富士通株式会社 ビデオデータ変換処理装置とビデオデータ変換装置を有する情報処理装置
US5537563A (en) * 1993-02-16 1996-07-16 Texas Instruments Incorporated Devices, systems and methods for accessing data using a gun preferred data organization
US5561777A (en) * 1993-08-30 1996-10-01 Xerox Corporation Process for sequentially reading a page from an image memory in either of two directions
US5963192A (en) * 1996-10-11 1999-10-05 Silicon Motion, Inc. Apparatus and method for flicker reduction and over/underscan
US6041361A (en) * 1996-10-31 2000-03-21 Sensormatic Electronics Corporation Digital video recorder providing separate pipelining for odd and even fields from a single camera
KR100217279B1 (ko) 1997-06-20 1999-09-01 전주범 Pdp-tv시스템의 계조처리를 위한 메인클럭 분리적용 방법.
US5963262A (en) 1997-06-30 1999-10-05 Cirrus Logic, Inc. System and method for scaling images and reducing flicker in interlaced television images converted from non-interlaced computer graphics data
JP3322613B2 (ja) 1997-08-27 2002-09-09 シャープ株式会社 映像信号変換器
US6272497B1 (en) * 1998-06-26 2001-08-07 Lsi Logic Corporation Vertical filter architecture using interleaved memory for storage of pixel data
KR100631496B1 (ko) 2000-01-12 2006-10-09 엘지전자 주식회사 디인터레이싱 장치

Also Published As

Publication number Publication date
JP2004029783A (ja) 2004-01-29
US20030222882A1 (en) 2003-12-04
US6919902B2 (en) 2005-07-19

Similar Documents

Publication Publication Date Title
US7536062B2 (en) Scaling images for display
JP5008826B2 (ja) 高精細度デインタレース／フレーム倍増回路およびその方法
US6970206B1 (en) Method for deinterlacing interlaced video by a graphics processor
US12212809B2 (en) Image data processing device and method, and display device including an image data processing device
US5982425A (en) Method and apparatus for draining video data from a planarized video buffer
JP3385135B2 (ja) オン・スクリーン・ディスプレイ装置
JP3903960B2 (ja) 画素データをメモリから取出すグラフィックスコントローラ及び装置
US6392712B1 (en) Synchronizing interlaced and progressive video signals
TWI358681B (en) Methods of storing and accessing pictures
EP0799467A1 (en) Memory bandwidth optimization
JPH06332843A (ja) 動画映像データ転送装置およびコンピュータシステム
US20060125835A1 (en) DMA latency compensation with scaling line buffer
US7868898B2 (en) Methods and apparatus for efficiently accessing reduced color-resolution image data
US7589745B2 (en) Image signal processing circuit and image display apparatus
US7034887B2 (en) Method and apparatus for flicker filtering interlaced display data
EP0775975B1 (en) Apparatus for image scaling using interpolation
JPH0816133A (ja) 変化ライン検出装置および方法
KR20030019244A (ko) 인터레이스된 비디오신호로부터 비디오 정지 프레임 및비디오 캡처 특징을 제공하기 위한 방법 및 장치
WO2007057053A1 (en) Conditional updating of image data in a memory buffer
CN1327711C (zh) 用于视讯译码及消除交错的方法及相关装置
US20110026603A1 (en) Method and apparatus of using system memory for 3d comb filtering for video decoding
TW564640B (en) Data access device for image de-interlacing system
JP3611815B2 (ja) ビデオデバイス
CN117061681A (zh) 图像处理系统及其控制装置、控制方法、图像处理方法
TW390098B (en) Memory manager for MPEG decoder

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20061219

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070101

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees