JP3865408B2 - バス導線及びバスインタフェース回路を具えている回路 - Google Patents

バス導線及びバスインタフェース回路を具えている回路 Download PDF

Info

Publication number
JP3865408B2
JP3865408B2 JP52110697A JP52110697A JP3865408B2 JP 3865408 B2 JP3865408 B2 JP 3865408B2 JP 52110697 A JP52110697 A JP 52110697A JP 52110697 A JP52110697 A JP 52110697A JP 3865408 B2 JP3865408 B2 JP 3865408B2
Authority
JP
Japan
Prior art keywords
circuit
transistor
coupled
bus
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP52110697A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11502046A (ja
Inventor
マテイス アレクサンダー ヘンドリクス アールメルス
デン ブルーク マリヌス アーノルダス ヴィルヘルムス ファン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics NV filed Critical Philips Electronics NV
Publication of JPH11502046A publication Critical patent/JPH11502046A/ja
Application granted granted Critical
Publication of JP3865408B2 publication Critical patent/JP3865408B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP52110697A 1995-12-01 1996-11-21 バス導線及びバスインタフェース回路を具えている回路 Expired - Fee Related JP3865408B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP95203314 1995-12-01
NL95203314.0 1995-12-01
PCT/IB1996/001269 WO1997021272A1 (en) 1995-12-01 1996-11-21 Circuit comprising a bus conductor and a bus interface circuit

Publications (2)

Publication Number Publication Date
JPH11502046A JPH11502046A (ja) 1999-02-16
JP3865408B2 true JP3865408B2 (ja) 2007-01-10

Family

ID=8220899

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52110697A Expired - Fee Related JP3865408B2 (ja) 1995-12-01 1996-11-21 バス導線及びバスインタフェース回路を具えている回路

Country Status (6)

Country Link
US (1) US5764468A (enExample)
EP (1) EP0807334A1 (enExample)
JP (1) JP3865408B2 (enExample)
KR (1) KR19980701948A (enExample)
TW (1) TW318913B (enExample)
WO (1) WO1997021272A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6150845A (en) * 1999-06-01 2000-11-21 Fairchild Semiconductor Corp. Bus hold circuit with overvoltage tolerance
US7064593B2 (en) * 2004-09-20 2006-06-20 Texas Instruments Incorporated Bus-hold circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3916262A (en) * 1974-07-23 1975-10-28 Us Navy Low voltage bus-operated overvoltage protection system
US5019720A (en) * 1990-03-12 1991-05-28 Ncr Corporation Integrated circuit driver for serial bus having output overvoltage protection
US5387826A (en) * 1993-02-10 1995-02-07 National Semiconductor Corporation Overvoltage protection against charge leakage in an output driver
US5381061A (en) * 1993-03-02 1995-01-10 National Semiconductor Corporation Overvoltage tolerant output buffer circuit
DE69412891T2 (de) * 1993-04-19 1999-04-01 Koninklijke Philips Electronics N.V., Eindhoven Überspannungsschutzschaltung
KR100282287B1 (ko) * 1993-06-07 2001-02-15 클라크 3세 존 엠. 과전압에 대한 보호
US5406140A (en) * 1993-06-07 1995-04-11 National Semiconductor Corporation Voltage translation and overvoltage protection
US5444397A (en) * 1994-10-05 1995-08-22 Pericom Semiconductor Corp. All-CMOS high-impedance output buffer for a bus driven by multiple power-supply voltages
JP2959449B2 (ja) * 1995-10-16 1999-10-06 日本電気株式会社 出力回路

Also Published As

Publication number Publication date
WO1997021272A1 (en) 1997-06-12
US5764468A (en) 1998-06-09
JPH11502046A (ja) 1999-02-16
KR19980701948A (ko) 1998-06-25
TW318913B (enExample) 1997-11-01
EP0807334A1 (en) 1997-11-19

Similar Documents

Publication Publication Date Title
EP1024597B1 (en) Output circuit for use in a semiconductor integrated circuit
JP3698439B2 (ja) データ通信バスを有する回路
US5894238A (en) Output buffer with static and transient pull-up and pull-down drivers
US5646550A (en) High reliability output buffer for multiple voltage system
EP0702860B1 (en) Overvoltage protection
US7573304B2 (en) Input/output circuit and input/output device
KR100591520B1 (ko) 감소된 전압 입출력의 3상태 버퍼 및 그 제조 방법
US6097237A (en) Overshoot/undershoot protection scheme for low voltage output buffer
JP3566773B2 (ja) パワーダウン機能を有する出力バッファ回路
US6046617A (en) CMOS level detection circuit with hysteresis having disable/enable function and method
US5966044A (en) Pull-up circuit and semiconductor device using the same
JP2837122B2 (ja) 半導体メモリ装置のデータ出力バッファ回路
US5903180A (en) Voltage tolerant bus hold latch
EP1360765B1 (en) Buffers with reduced voltage input/output signals
US5767696A (en) Tri-state devices having exclusive gate output control
US6268759B1 (en) Low-power 5-volt input/output tolerant circuit with power-down control for a low voltage CMOS crossbar switch
JPH06343034A (ja) 相補形ｆｅｔを用いたドライバ装置
US5764468A (en) Circuit comprising a bus conductor and a bus interface circuit
JP3769310B2 (ja) 入力回路
US5999034A (en) Pull-down driver circuit for 3.3V I/O buffer using 1.9V fabrication process
JPH05326863A (ja) 半導体集積回路
JP2005136950A (ja) Ｃｍｏｓ出力バッファ回路
KR100263675B1 (ko) 반도체메모리소자의출력버퍼
KR100289381B1 (ko) 3상태 출력버퍼
US6275394B1 (en) Input circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20031118

A72 Notification of change in name of applicant

Free format text: JAPANESE INTERMEDIATE CODE: A721

Effective date: 20031118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050913

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050901

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20051110

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20051226

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060313

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060926

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061003

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091013

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091013

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091013

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101013

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees