JP3853453B2 - Vertical susceptor for vapor phase growth - Google Patents

Vertical susceptor for vapor phase growth Download PDF

Info

Publication number
JP3853453B2
JP3853453B2 JP01178997A JP1178997A JP3853453B2 JP 3853453 B2 JP3853453 B2 JP 3853453B2 JP 01178997 A JP01178997 A JP 01178997A JP 1178997 A JP1178997 A JP 1178997A JP 3853453 B2 JP3853453 B2 JP 3853453B2
Authority
JP
Japan
Prior art keywords
susceptor
vapor phase
phase growth
wafer
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP01178997A
Other languages
Japanese (ja)
Other versions
JPH10195660A (en
Inventor
勝之 高村
Original Assignee
徳山東芝セラミックス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 徳山東芝セラミックス株式会社 filed Critical 徳山東芝セラミックス株式会社
Priority to JP01178997A priority Critical patent/JP3853453B2/en
Publication of JPH10195660A publication Critical patent/JPH10195660A/en
Application granted granted Critical
Publication of JP3853453B2 publication Critical patent/JP3853453B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Description

【0001】
【発明の属する技術分野】
本発明は、シリコンウエーハ等の半導体ウエーハにCVDやエピタキシャル成長等の気相成長を施す際に用いられる縦型サセプターに関する。
【0002】
【従来の技術】
従来、この種の気相成長用縦型サセプターは、高周波加熱によって半導体ウエーハを加熱するために黒鉛を基材として表面をCVD−SiC膜で被覆し、図2に示すように、中央にガス導入口31を設けた円板状のサセプター本体32の片面に、半導体ウエーハWを収容する深さ数mmの円形の多数のウエーハ収容凹部33を設けてなり、サセプター本体32の片面の表面粗さは、ウエーハ収容凹部33をも含めてRmax 5〜10μm程度とされている。
【0003】
【発明が解決しようとする課題】
しかしながら、従来の気相成長用縦型サセプターでは、これを用いてエピタキシャルウエーハを生産する場合、エピタキシャル成長条件を求めるため、数枚の半導体ウエーハをサセプター上にセットし、サセプターを回転しながら条件出しを行い、その後半導体ウエーハをフルチャージしてルーチンエピタキシャル成長を行うのが一般的であるが、同一パワーで条件出ししてルーチンエピタキシャル成長を行うと、条件出しが数枚の半導体ウエーハのセット下で行われるので、温度が低く、ルーチンエピタキシャル成長に比べて10〜20℃の温度差を生ずる不具合がある。
かかる温度差を生ずるのは、サセプターと半導体ウエーハとでは表面の放射熱が異なるにもかかわらず、条件出しの際、半導体ウエーハがセットされた同一円周上のサセプター表面の温度が測定され、殆んどがサセプター表面の温度測定を行っていることになるからである。
これにより、膜厚、抵抗の不良が発生するので、条件出しによって求めた値にある係数を加え、ルーチンエピタキシャル成長時のパワー設定を行っているのが現状である。
そこで、本発明は、条件出し時と実際の気相成長時の温度差を縮小し得る気相成長用縦型サセプターを提供することを目的とする。
【0004】
【課題を解決するための手段】
前記課題を解決するため、本発明の気相成長用縦型サセプターは、黒鉛基材からなる円板状のサセプター本体の片面に半導体ウエーハを収容する円形の多数のウエーハ収容凹部を設けてなる気相成長用縦型サセプターにおいて、前記ウエーハ収容凹部以外のサセプター本体の片面の表面粗さをRmax 0.5μm以下としたことを特徴とする。
【0005】
ここで、ウエーハ収容凹部以外のサセプター本体の片面の表面粗さをRmax 0.5μm以下の鏡面とするには、ダイヤモンド研摩等による。
好ましい表面粗さは、Rmax 0.1μm以下である。
【0006】
【発明の実施の形態】
以下、本発明の実施の形態について図面を参照して説明する。
図1は本発明に係る気相成長用縦型サセプターの実施の形態の一例を示す平面図である。
この気相成長用縦型サセプターは、高周波加熱による加熱によって半導体ウエーハを加熱するため、黒鉛を基材とし、中央にガス導入口1を設けた円板状のサセプター本体2の片面に、半導体ウエーハWを収容する深さ1mm程度の円形の多数のウエーハ収容凹部3を設け、該サセプターの表面に50〜300μmの厚さでCVD−SiC膜のコーティングを行い、かつウエーハ収容凹部3の表面粗さをRmax 5〜10μm、それ以外のサセプター本体2の片面の表面粗さをRmax 0.5μm以下の鏡面として構成されている。
上記気相成長用縦型サセプターは、黒鉛基材からなる円板の中央にガス導入口となる透孔を設けると共に、その片面にウエーハ収容凹部となる円形の多数の凹部を座ぐり加工により形成し、かつ円板の片面にダイヤモンドポリシングにより鏡面加工を施して製造される。
上記構成の気相成長用縦型サセプターを用いて半導体ウエーハWに気相成長を施す場合、ウエーハ収容凹部3以外のサセプター本体2の片面と半導体ウエーハWの被処理面の表面粗さがRmax 0.5μm以下とほぼ同様になり、両者からの放射熱がほぼ同様となるので、条件出し時と実際の気相成長時の温度差を大幅に縮小することができる。
【0007】
ここで、ウエーハ収容凹部以外のサセプター本体の片面の表面粗さを変えた本発明に係る縦型サセプターの具体的な実施例1〜4の条件出し時と実際の気相成長時の温度は、比較例1〜2及び従来例の縦型サセプターのそれを併記する表1に示すようになった。
なお、サセプター(5インチウエーハ用の場合)の寸法は、下記の通りである。
径 :600〜700mm
厚み: 8〜 14mm
ウエーハ収容凹部径:127mm
ウエーハ収容凹部個数:20個
【0008】
【表1】

Figure 0003853453
【0009】
表1から、ウエーハ収容凹部以外のサセプター本体の片面の表面粗さをRmax0.5μm以下とすることにより、条件出し時と実際の気相成長時との温度差を5℃以下とし得、さらにRmax 0.1μm以下とすることにより、温度差を一層縮小することができ、係数を加えることなく、条件出し時と同一のパワーで実際の気相成長を行い得ることがわかる。
【0010】
【発明の効果】
以上説明したように、本発明の気相成長用縦型サセプターによれば、ウエーハ収容凹部以外のサセプター本体の片面と半導体ウエーハの被処理面の表面粗さがRmax 0.5μm以下とほぼ同様になり、両者からの放射熱がほぼ同様となるので、条件出し時と実際の気相成長時の温度差を大幅に縮小することができ、ひいては条件出し時と同一のパワーで実際の気相成長を行うことができる。
【図面の簡単な説明】
【図1】本発明に係る気相成長用縦型サセプターの実施の形態の一例を示す平面図である。
【図2】従来の気相成長用縦型サセプターの平面図である。
【符号の説明】
1 ガス導入口
2 サセプター本体
3 ウエーハ収容凹部
W 半導体ウエーハ[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a vertical susceptor used when vapor phase growth such as CVD or epitaxial growth is performed on a semiconductor wafer such as a silicon wafer.
[0002]
[Prior art]
Conventionally, this type of vertical susceptor for vapor phase growth has a surface coated with a CVD-SiC film using graphite as a base material to heat a semiconductor wafer by high-frequency heating, and a gas is introduced into the center as shown in FIG. A disk-shaped susceptor body 32 provided with a mouth 31 is provided with a plurality of circular wafer housing recesses 33 each having a depth of several millimeters for housing the semiconductor wafer W. The surface roughness of one surface of the susceptor body 32 is as follows. The Rmax including the wafer accommodating recess 33 is about 5 to 10 μm.
[0003]
[Problems to be solved by the invention]
However, in the conventional vertical susceptor for vapor phase growth, when producing an epitaxial wafer using this, in order to determine the epitaxial growth conditions, several semiconductor wafers are set on the susceptor, and the conditions are determined while rotating the susceptor. After that, it is common to perform full epitaxial charge of the semiconductor wafer and then perform routine epitaxial growth.However, if the routine epitaxial growth is performed with the same power condition, the condition is determined under a set of several semiconductor wafers. There is a problem that the temperature is low and a temperature difference of 10 to 20 ° C. is generated as compared with routine epitaxial growth.
This temperature difference is caused by the fact that the surface temperature of the susceptor on the same circumference on which the semiconductor wafer is set is measured when determining the conditions, even though the surface radiant heat differs between the susceptor and the semiconductor wafer. This is because the temperature of the susceptor surface is being measured.
As a result, defects in film thickness and resistance occur, and the power is set at the time of routine epitaxial growth by adding a certain coefficient to the value obtained by setting the conditions.
Accordingly, an object of the present invention is to provide a vertical susceptor for vapor phase growth that can reduce the temperature difference between the condition setting and the actual vapor phase growth.
[0004]
[Means for Solving the Problems]
In order to solve the above-mentioned problems, the vertical susceptor for vapor phase growth according to the present invention has a disk-shaped susceptor main body made of a graphite substrate and is provided with a plurality of circular wafer-accommodating recesses for accommodating a semiconductor wafer. In the vertical susceptor for phase growth, the surface roughness of one side of the susceptor main body other than the wafer-receiving recess is Rmax 0.5 μm or less.
[0005]
Here, in order to make the surface roughness of one surface of the susceptor main body other than the wafer housing concave portion into a mirror surface having an Rmax of 0.5 μm or less, diamond polishing or the like is used.
The preferred surface roughness is Rmax 0.1 μm or less.
[0006]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
FIG. 1 is a plan view showing an example of an embodiment of a vertical susceptor for vapor phase growth according to the present invention.
Since this vertical susceptor for vapor phase growth heats a semiconductor wafer by heating by high frequency heating, a semiconductor wafer is formed on one surface of a disc-shaped susceptor body 2 having graphite as a base material and having a gas inlet 1 in the center. A number of circular wafer accommodating recesses 3 having a depth of about 1 mm for accommodating W are provided, the surface of the susceptor is coated with a CVD-SiC film at a thickness of 50 to 300 μm, and the surface roughness of the wafer accommodating recesses 3 is provided. Rmax is 5 to 10 μm, and the other surface roughness of the susceptor body 2 is a mirror surface with Rmax 0.5 μm or less.
The above vertical susceptor for vapor phase growth has a through-hole serving as a gas inlet at the center of a disk made of a graphite substrate, and a large number of circular recesses serving as wafer-containing recesses are formed on one side thereof by counterboring. In addition, it is manufactured by applying a mirror finish to one side of the disk by diamond polishing.
When the vapor phase growth is performed on the semiconductor wafer W using the vertical susceptor for vapor phase growth having the above configuration, the surface roughness of one surface of the susceptor body 2 other than the wafer housing recess 3 and the surface to be processed of the semiconductor wafer W is Rmax 0. Since the radiant heat from both is substantially the same, the temperature difference between the condition setting and the actual vapor phase growth can be greatly reduced.
[0007]
Here, the temperature at the time of setting conditions and the actual vapor phase growth of specific examples 1 to 4 of the vertical susceptor according to the present invention in which the surface roughness of one side of the susceptor body other than the wafer housing recess was changed, It came to show in Table 1 which writes together that of the vertical susceptor of Comparative Examples 1-2 and a prior art example.
The dimensions of the susceptor (for a 5-inch wafer) are as follows.
Diameter: 600-700mm
Thickness: 8-14mm
Wafer accommodation recess diameter: 127 mm
Wafer accommodating recesses: 20 [0008]
[Table 1]
Figure 0003853453
[0009]
From Table 1, by setting the surface roughness of one side of the susceptor body other than the wafer receiving recesses to Rmax 0.5 μm or less, the temperature difference between the condition setting and the actual vapor phase growth can be 5 ° C. or less, and further Rmax It can be seen that by setting the thickness to 0.1 μm or less, the temperature difference can be further reduced, and actual vapor phase growth can be performed with the same power as the condition setting without adding a coefficient.
[0010]
【The invention's effect】
As described above, according to the vertical susceptor for vapor phase growth of the present invention, the surface roughness of one surface of the susceptor main body other than the wafer housing recess and the surface to be processed of the semiconductor wafer is almost the same as Rmax 0.5 μm or less. Therefore, the radiant heat from the two is almost the same, so the temperature difference between the condition setting and the actual vapor phase growth can be greatly reduced. It can be performed.
[Brief description of the drawings]
FIG. 1 is a plan view showing an example of an embodiment of a vertical susceptor for vapor phase growth according to the present invention.
FIG. 2 is a plan view of a conventional vertical susceptor for vapor phase growth.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Gas inlet 2 Susceptor main body 3 Wafer accommodation recessed part W Semiconductor wafer

Claims (1)

黒鉛基材からなる円板状のサセプター本体の片面に半導体ウエーハを収容する円形の多数のウエーハ収容凹部を設けてなる気相成長用縦型サセプターにおいて、前記ウエーハ収容凹部以外のサセプター本体の片面の表面粗さをRmax 0.5μm以下としたことを特徴とする気相成長用縦型サセプター。In a vertical susceptor for vapor phase growth in which a large number of circular wafer accommodating recesses for accommodating a semiconductor wafer are provided on one side of a disc-shaped susceptor body made of a graphite substrate, A vertical susceptor for vapor phase growth having a surface roughness of Rmax 0.5 μm or less.
JP01178997A 1997-01-06 1997-01-06 Vertical susceptor for vapor phase growth Expired - Fee Related JP3853453B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP01178997A JP3853453B2 (en) 1997-01-06 1997-01-06 Vertical susceptor for vapor phase growth

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP01178997A JP3853453B2 (en) 1997-01-06 1997-01-06 Vertical susceptor for vapor phase growth

Publications (2)

Publication Number Publication Date
JPH10195660A JPH10195660A (en) 1998-07-28
JP3853453B2 true JP3853453B2 (en) 2006-12-06

Family

ID=11787699

Family Applications (1)

Application Number Title Priority Date Filing Date
JP01178997A Expired - Fee Related JP3853453B2 (en) 1997-01-06 1997-01-06 Vertical susceptor for vapor phase growth

Country Status (1)

Country Link
JP (1) JP3853453B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10043600B4 (en) * 2000-09-01 2013-12-05 Aixtron Se Device for depositing in particular crystalline layers on one or more, in particular also crystalline substrates
JP4739777B2 (en) * 2005-02-28 2011-08-03 東洋炭素株式会社 Susceptor
JP4739776B2 (en) * 2005-02-28 2011-08-03 ローム株式会社 Susceptor
US8021487B2 (en) 2007-12-12 2011-09-20 Veeco Instruments Inc. Wafer carrier with hub

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6447019A (en) * 1987-08-18 1989-02-21 Denki Kagaku Kogyo Kk Glassy carbon coated susceptor
JPH0686662B2 (en) * 1989-11-02 1994-11-02 イビデン株式会社 CVD susceptor
JPH0653139A (en) * 1992-07-30 1994-02-25 Nec Corp Susceptor
JP3317781B2 (en) * 1994-06-08 2002-08-26 東芝セラミックス株式会社 Method of manufacturing susceptor for heat treatment of semiconductor wafer
JP3887052B2 (en) * 1996-12-13 2007-02-28 東洋炭素株式会社 Vapor growth susceptor

Also Published As

Publication number Publication date
JPH10195660A (en) 1998-07-28

Similar Documents

Publication Publication Date Title
US5514439A (en) Wafer support fixtures for rapid thermal processing
US7582166B2 (en) Holder for supporting wafers during semiconductor manufacture
US4978567A (en) Wafer holding fixture for chemical reaction processes in rapid thermal processing equipment and method for making same
US5074017A (en) Susceptor
JPH0758041A (en) Susceptor
JPH0758039A (en) Susceptor
JP3887052B2 (en) Vapor growth susceptor
JP3923576B2 (en) Vapor growth susceptor
JP2005513773A (en) Wafer carrier for semiconductor processing equipment
JP3076791B2 (en) Semiconductor manufacturing equipment
JP3004846B2 (en) Susceptor for vapor phase growth equipment
JP3317781B2 (en) Method of manufacturing susceptor for heat treatment of semiconductor wafer
JP2005056984A (en) Apparatus and method for vapor phase growth
JP3853453B2 (en) Vertical susceptor for vapor phase growth
JPH1087394A (en) Susceptor for vapor phase growth device
JP2000114354A (en) Heater for supporting and heating wafer
JP2003318116A (en) Susceptor and semiconductor wafer manufacturing method
JPH08188408A (en) Silicon carbide molded product by chemical vapor deposition and its production
JP4003906B2 (en) Silicon single crystal semiconductor wafer heat treatment jig and silicon single crystal semiconductor wafer heat treatment apparatus using the same
JP2004200436A (en) Susceptor and its manufacturing method
JP2002033284A (en) Wafer holder for vertical cvd
JP3094312B2 (en) Susceptor
JPH11121311A (en) Silicon carbide material, its manufacture and silicon carbide wafer
TW201907050A (en) Carrier disk, method for manufacturing epitaxial substrate, and epitaxial substrate
JPH0268922A (en) Susceptor for vapor growth

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20041026

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20041129

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20041129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060831

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060905

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060906

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090915

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100915

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees