JP3827565B2 - マイコンのロジック開発装置 - Google Patents

マイコンのロジック開発装置 Download PDF

Info

Publication number
JP3827565B2
JP3827565B2 JP2001367496A JP2001367496A JP3827565B2 JP 3827565 B2 JP3827565 B2 JP 3827565B2 JP 2001367496 A JP2001367496 A JP 2001367496A JP 2001367496 A JP2001367496 A JP 2001367496A JP 3827565 B2 JP3827565 B2 JP 3827565B2
Authority
JP
Japan
Prior art keywords
microcomputer
output
processing
time
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001367496A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003167756A5 (enExample
JP2003167756A (ja
Inventor
崇 樋口
昭吾 今田
俊浩 柏原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Ten Ltd
Original Assignee
Denso Ten Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2001367496A priority Critical patent/JP3827565B2/ja
Application filed by Denso Ten Ltd filed Critical Denso Ten Ltd
Priority to PCT/JP2002/012563 priority patent/WO2003046725A1/ja
Priority to KR1020037009983A priority patent/KR100606946B1/ko
Priority to EP02783718A priority patent/EP1452968A4/en
Priority to CNB028043642A priority patent/CN100395715C/zh
Publication of JP2003167756A publication Critical patent/JP2003167756A/ja
Priority to US10/631,620 priority patent/US7283946B2/en
Publication of JP2003167756A5 publication Critical patent/JP2003167756A5/ja
Application granted granted Critical
Publication of JP3827565B2 publication Critical patent/JP3827565B2/ja
Priority to US11/707,974 priority patent/US7650274B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
  • Debugging And Monitoring (AREA)
JP2001367496A 2001-11-30 2001-11-30 マイコンのロジック開発装置 Expired - Fee Related JP3827565B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2001367496A JP3827565B2 (ja) 2001-11-30 2001-11-30 マイコンのロジック開発装置
KR1020037009983A KR100606946B1 (ko) 2001-11-30 2002-11-29 마이크로 컴퓨터의 로직 개발 장치
EP02783718A EP1452968A4 (en) 2001-11-30 2002-11-29 DEVELOPMENT DEVICE FOR MICROCOMPUTER LOGIC
CNB028043642A CN100395715C (zh) 2001-11-30 2002-11-29 微型计算机的逻辑开发装置
PCT/JP2002/012563 WO2003046725A1 (en) 2001-11-30 2002-11-29 Microcomputer logic developing apparatus
US10/631,620 US7283946B2 (en) 2001-11-30 2003-07-30 Microcomputer logic development system
US11/707,974 US7650274B2 (en) 2001-11-30 2007-02-15 Microcomputer logic development system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001367496A JP3827565B2 (ja) 2001-11-30 2001-11-30 マイコンのロジック開発装置

Publications (3)

Publication Number Publication Date
JP2003167756A JP2003167756A (ja) 2003-06-13
JP2003167756A5 JP2003167756A5 (enExample) 2005-03-03
JP3827565B2 true JP3827565B2 (ja) 2006-09-27

Family

ID=19177233

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001367496A Expired - Fee Related JP3827565B2 (ja) 2001-11-30 2001-11-30 マイコンのロジック開発装置

Country Status (1)

Country Link
JP (1) JP3827565B2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004234530A (ja) 2003-01-31 2004-08-19 Fujitsu Ten Ltd マイクロコンピュータのロジック開発装置
JP4282390B2 (ja) 2003-07-04 2009-06-17 富士通テン株式会社 マイコンのロジック開発装置
US7162389B2 (en) 2003-12-01 2007-01-09 Fujitsu-Ten Limited Evaluation device for control unit, simulator, and evaluation system
JP2008152722A (ja) * 2006-12-20 2008-07-03 Fujitsu Ten Ltd ソフトウェア開発支援装置
US8386228B2 (en) 2007-02-15 2013-02-26 Fujitsu Ten Limited Microcomputer simulator
JP4843554B2 (ja) * 2007-05-11 2011-12-21 株式会社東芝 インターフェイスボード、シミュレータ、同期方法、同期プログラム
CN114116558B (zh) * 2021-10-14 2024-07-02 南京国电南自维美德自动化有限公司 一种io设备及微机保护装置

Also Published As

Publication number Publication date
JP2003167756A (ja) 2003-06-13

Similar Documents

Publication Publication Date Title
US7650274B2 (en) Microcomputer logic development system
JP5816572B2 (ja) 車両用制御装置
US20140236384A1 (en) Vehicle Control Software and Vehicle Control Apparatus
JP5295355B2 (ja) シミュレーション方法、システム及びプログラム
JPH04114203A (ja) 車輌用電子制御システム
WO2010026836A1 (ja) 分散制御用制御ソフトウェアおよび電子制御装置
JP3827565B2 (ja) マイコンのロジック開発装置
US7539610B2 (en) Microcomputer logic development
JP3827615B2 (ja) マイコンのロジック開発装置及び開発方法
JPWO2008099931A1 (ja) マイクロコンピュータの模擬装置
US7930523B2 (en) Inter-CPU data transfer device
JPH0381862A (ja) 車載ネットワークの通信装置及びその通信方法
JP2003167756A5 (enExample)
JP5085719B2 (ja) 車両制御用ソフトウェア及び車両制御装置
JP5776661B2 (ja) 電子制御装置
JP2002149421A (ja) 情報処理装置
US20110055446A1 (en) Semiconductor integrated circuit device
JP2003114863A (ja) 非同期バスインターフェイス装置
JP2021089531A (ja) 電子制御装置
JPH05128065A (ja) データ通信装置
JP2010049355A (ja) 模擬マイクロコンピュータ装置
JP5156440B2 (ja) マイクロコンピュータの模擬装置
JP2623814B2 (ja) エンジンコントロール用制御装置
JP2009054087A (ja) 情報処理装置、ｐｃｉバス制御方法、およびｐｃｉバス制御プログラム
JPH079469Y2 (ja) 通信制御回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040401

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040401

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060307

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060508

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060606

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060704

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090714

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100714

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100714

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110714

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110714

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120714

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120714

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130714

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140714

Year of fee payment: 8

LAPS Cancellation because of no payment of annual fees