JP3609000B2 - Manufacturing method of printed wiring board and printed wiring board for external punching - Google Patents

Manufacturing method of printed wiring board and printed wiring board for external punching Download PDF

Info

Publication number
JP3609000B2
JP3609000B2 JP2000109038A JP2000109038A JP3609000B2 JP 3609000 B2 JP3609000 B2 JP 3609000B2 JP 2000109038 A JP2000109038 A JP 2000109038A JP 2000109038 A JP2000109038 A JP 2000109038A JP 3609000 B2 JP3609000 B2 JP 3609000B2
Authority
JP
Japan
Prior art keywords
printed wiring
wiring board
punching
groove
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000109038A
Other languages
Japanese (ja)
Other versions
JP2001291939A (en
Inventor
鉄秋 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Chemical Corp
Original Assignee
Kyocera Chemical Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Chemical Corp filed Critical Kyocera Chemical Corp
Priority to JP2000109038A priority Critical patent/JP3609000B2/en
Publication of JP2001291939A publication Critical patent/JP2001291939A/en
Application granted granted Critical
Publication of JP3609000B2 publication Critical patent/JP3609000B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Perforating, Stamping-Out Or Severing By Means Other Than Cutting (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、ガラスクロスを基材として用いるプリント配線板、特に高Tgの基板材料を用いた多層板あるいはビルドアップ多層板のように打ち抜く時のクラックが発生しやすいプリント配線板の外形打抜き加工による製造方法と外形打抜き加工用プリント配線板に関する。
【0002】
【従来の技術】
従来、ガラスクロスを用いた基板材料は、FR−4グレードでガラス転移点Tgが120〜130℃(TMA法)程度のもので代表されるが、外形加工を打ち抜き加工(パンチング加工)で行うことが可能であった。勿論、紙フェノール基板のように全てのグレード、かなりの厚さのものにまで適用できるわけではなく、パターン設計、プレス能力などの規制の下でのものである。
【0003】
【発明が解決しようとする課題】
近年、プリント配線板の信頼性向上などのために、高Tgの基板材料が多く使用されるようになってきている。この高Tg基板は、電気特性、絶縁特性、信頼性などの特性は優れるが、Tgを高めたことにより基板硬度や剪断抵抗が高くなり、打ち抜き加工性が低下することが知られている。この解決のためには、プレス能力のアップ、クリアランスの適正化、ピン形状の変更、金型材質の変更等の金型、プレス加工技術サイドからの改善と樹脂の低剪断抵抗化、高接着強度化などが行われてきた。
【0004】
しかし、樹脂改善の許容範囲の狭さや、金型、プレス加工技術の変更の難しさから、期待する効果が得られなかった。
【0005】
図2(a )〜(d )は、従来における外形加工の工程を示す図である。図2(a )において、基板1には配線パターン2が形成され、パンチィング・ダイ5上にセットされている。同図(b )において、上型4が下降し、基板1が固定されるが、外形加工用の溝ポンチ6下の基板1下面とダイ上面5aとの間には、配線パターン2の厚さに相当する隙間があいている。同図(c )のようにパンチング時に溝ポンチ6の加工により基板1は押し下げられて変形し、溝明けされる。その結果、同図(d )のように、配線板製品の溝加工端面1aには、クラックなどの発生がある。
【0006】
本発明の目的は、この外形加工性の改善を、パターン設計の面から改善するとともに、外形打抜き端面などにおけるクラック発生などがないプリント配線板を提供することにある。
【0007】
【課題を解決するための手段】
本発明者は、上記の目的を達成しようと鋭意研究を重ねた結果、打ち抜かれる溝部分に溝幅以下の銅パターンを残し、打ち抜かれる溝部分と板中央の配線パターン部分との段差を解消し、同一表面化することにより、剪断開始時における打ち抜き部分およびその周辺に過度の歪みが生じないようにすることにより、上記目的が達成されることを見いだし、本発明を完成させたものである。
【0008】
すなわち、本発明は、ガラスクロスを基材として用いたTMA法で130℃を越えるガラス転移点Tgをもつプリント配線板(ビルドアップ基板を含む)外形打抜き加工により製造するプリント配線板の製造方法において、打ち抜かれる溝部分の基板表面に、その溝幅以下の銅パターンを形成しておき、該銅パターンが形成された溝部分を打ち抜いて外形加工してなることを特徴とするプリント配線板の製造方法であり、またその打ち抜かれる溝部分に、その溝幅以下の銅パターンを形成しておくことを特徴とする外形打抜き加工用プリント配線板である。
【0009】
以下、本発明を詳細に説明する。
【0010】
高Tg樹脂を用いガラスクロスを基材として用いる基板材料、例えば、高Tg−FR−4、GPYなどの実パターンの打ち抜き時の不良モードを解析すると、基板の全面エッチング品や全面銅箔品の打ち抜き加工においては、使用プレスのプレス能力が打ち抜きパターンの全剪断抵抗に対して十分な能力を有していれば、その打ち抜き外観(クラックなど)は、高Tg品であっても従来の低−Tg−FR−4と比較して有意差がないことが判明した。しかし、実パターンを有した配線板においては、従来の低−Tg−FR−4と高Tg品とに差があることは周知の事実である。
【0011】
この不良モードの解析を詳細に行うと、実パターンに存在する段差、例えば、銅箔、レジスト、HAL処理(ホット・エア・レベラー)に起因するものが、この打ち抜き加工時に発生するクラック等に大きく影響を与えていることがわかった。
【0012】
従来、外形加工を行う切断面近傍は、銅箔のエッチングされた面がほとんどであり、打ち抜き時に打ち抜き箇所周辺に異常な応力を与える。この異常な応力をできるだけ与えないために、打ち抜き面の高さを金型面と一致させた。これにより異常な応力のかかり方を是正し、クラックが生じにくい打ち抜きを実現できた。
【0013】
図1(a )〜(d )は、本発明における外形加工の工程を示す図である。図(a )において、基板1には配線パターン2が形成され、その配線パターン2形成と同時に外形加工溝部分に本発明の特徴である銅パターン3を残してエッチングされ、パンチィング・ダイ5上にセットされている。同図(b )において、上型4が下降し、基板1が固定されるが、外形加工用の溝ポンチ6下の基板1下面には銅パターンがあるためダイ上面5aとの間には、図2(b )におけるような隙間があいていない。次に、図1(c )のようにパンチング時に溝ポンチ6が下降しても基板1は変形することなく溝明けされる。その結果、図1(d )のように、配線板製品の溝加工端面1aには、異常なクラックなどの発生もない。
【0014】
【発明の実施の形態】
次に本発明を実施例により説明する。
【0015】
実施例1
PC用の外層パターン形成時に、外形打抜き部分(溝幅1.2mm)に相当する箇所に幅1.1mmのパターンを両面に形成する。
【0016】
基板材料として高Tg−FR−4(Tg=175℃:TMA法)と低Tg−FR−4(Tg=125℃:TMA法)を用いた4層板(内層1.0mm、外層プリプレグ0.2mm)と低Tg−FR−4の内層板(1.0mm)を用い、外層に0.08mmのRCC(Tg=125℃:TMA法)を用いたビルドアップ4層板を用意し、それぞれ外形打ち抜きを行う。
【0017】
比較例1
実施例1のパターンを外形打ち抜き部分にパターンを形成せずに用い、基板材料として、高Tg−FR−4(Tg=175℃:TMA法)と低Tg−FR−4(Tg=125℃:TMA法)を用いた4層板(内層1.0mm、外層プリプレグ0.2mm)と低Tg−FR−4の内層板(1.0mm)を用い、外層に0.08mmのRCC(Tg=125℃:TMA法)を用いたビルドアップ4層板を用意し、それぞれ外形打ち抜きを行う。
【0018】
なお、高Tg−FR−4は特に高性能多層板のために開発されたものであって、低Tg−FR−4は従来からある普通のFR−4規格品である。
【0019】
実施例1および比較例1の切断面からのクラック長さについて試験を行い、評価結果を表1に示す。
【0020】
【表1】

Figure 0003609000
【0021】
【発明の効果】
以上の説明および表1から明らかなように、本発明によれば、高Tgの両面基板やビルドアップ基板を従来FR−4並に打ち抜き加工することができる。
【図面の簡単な説明】
【図1】第1図(a )〜(d )は、本発明における外形加工の工程を示す断面図である。
【図2】第2図(a )〜(d )は、従来技術における外形加工の工程を示す断面図である。
【符号の説明】
1 基板
1a 溝加工端面
2 配線パターン
3 銅パターン
4 上型
5 パンチィング・ダイ
5a ダイ上面
6 溝ポンチ[0001]
BACKGROUND OF THE INVENTION
The present invention is based on an external punching process of a printed wiring board that uses a glass cloth as a base material, particularly a printed wiring board that is likely to crack when punched, such as a multilayer board using a high Tg substrate material or a build-up multilayer board. The present invention relates to a manufacturing method and a printed wiring board for external punching.
[0002]
[Prior art]
Conventionally, substrate materials using glass cloth are typically FR-4 grade and have a glass transition point Tg of about 120 to 130 ° C. (TMA method), but the outer shape processing is performed by punching (punching). Was possible. Of course, it is not applicable to all grades and considerable thicknesses such as paper phenolic substrates, but under regulations such as pattern design and press capability.
[0003]
[Problems to be solved by the invention]
In recent years, a substrate material having a high Tg is often used to improve the reliability of a printed wiring board. This high Tg substrate is excellent in characteristics such as electrical characteristics, insulation characteristics, and reliability, but it is known that increasing the Tg increases the substrate hardness and shear resistance, thereby reducing the punching processability. In order to solve this problem, improvement of press capacity, optimization of clearance, change of pin shape, change of die material, etc., improvement from the press technology side, low shear resistance of resin, high adhesive strength Has been made.
[0004]
However, the expected effect could not be obtained due to the narrow tolerance of resin improvement and the difficulty of changing the mold and press working technology.
[0005]
2 (a) to 2 (d) are diagrams showing a conventional outer shape processing step. In FIG. 2 (a), a wiring pattern 2 is formed on a substrate 1 and set on a punching die 5. In FIG. 4B, the upper die 4 is lowered and the substrate 1 is fixed, but the thickness of the wiring pattern 2 is between the lower surface of the substrate 1 below the groove punch 6 for outer shape processing and the upper surface 5a of the die. There is a gap corresponding to. As shown in FIG. 6C, the substrate 1 is pushed down and deformed by the processing of the groove punch 6 during punching, and the groove is formed. As a result, as shown in FIG. 6D, cracks and the like are generated on the groove end face 1a of the wiring board product.
[0006]
An object of the present invention is to provide a printed wiring board in which the improvement in external formability is improved from the viewpoint of pattern design, and there is no occurrence of cracks in the external punching end face.
[0007]
[Means for Solving the Problems]
As a result of intensive research aimed at achieving the above object, the present inventor left a copper pattern having a width equal to or smaller than the groove width in the punched groove portion, and eliminated the step between the punched groove portion and the wiring pattern portion in the center of the board. The present invention has been completed by finding that the above object can be achieved by making the same surface so that excessive distortion does not occur in the punched portion and its periphery at the start of shearing.
[0008]
That is, the present invention relates to a printed wiring board manufacturing method for manufacturing a printed wiring board (including a build-up board) having a glass transition point Tg exceeding 130 ° C. by a TMA method using a glass cloth as a base material. In the printed wiring board , a copper pattern having a width equal to or less than the groove width is formed on the substrate surface of the groove portion to be punched, and the groove portion in which the copper pattern is formed is punched and subjected to external processing . A printed wiring board for external punching, characterized in that a copper pattern having a width equal to or less than the groove width is formed in a groove portion to be punched.
[0009]
Hereinafter, the present invention will be described in detail.
[0010]
Analyzing failure modes when punching real patterns such as high Tg resin and glass cloth as a base material, for example, high Tg-FR-4, GPY, etc. In the punching process, if the press capability of the press used is sufficient for the total shear resistance of the punching pattern, the punching appearance (cracks, etc.) has a conventional low- It was found that there was no significant difference compared to Tg-FR-4. However, it is a well-known fact that there is a difference between a conventional low-Tg-FR-4 and a high Tg product in a wiring board having an actual pattern.
[0011]
If this failure mode is analyzed in detail, the level difference present in the actual pattern, such as copper foil, resist, and HAL treatment (hot air leveler), is largely caused by cracks generated during this punching process. It turns out that it has an influence.
[0012]
Conventionally, the etched surface of the copper foil is mostly near the cut surface where the outer shape processing is performed, and abnormal stress is applied to the periphery of the punched portion at the time of punching. In order to prevent this abnormal stress from being applied as much as possible, the height of the punched surface was matched with the mold surface. As a result, abnormal stress was corrected, and punching that did not easily cause cracks was realized.
[0013]
1 (a) to 1 (d) are diagrams showing the steps of the outer shape processing in the present invention. In FIG. 1 (a), the substrate first wiring pattern 2 is formed, is etched to leave a copper pattern 3, which is a feature of the present invention to the outer kerf portion simultaneously with the wiring pattern 2 formed, Panchiingu die 5 It is set on the top. In FIG. 4B, the upper die 4 is lowered and the substrate 1 is fixed. However, since there is a copper pattern 3 on the lower surface of the substrate 1 below the groove punch 6 for outline processing, the upper surface 4 is between the die upper surface 5a. There is no gap as in FIG. Next, as shown in FIG. 1C, even when the groove punch 6 is lowered during punching, the substrate 1 is formed without being deformed. As a result, as shown in FIG. 1 (d), there is no occurrence of abnormal cracks or the like on the grooved end face 1a of the wiring board product.
[0014]
DETAILED DESCRIPTION OF THE INVENTION
Next, the present invention will be described with reference to examples.
[0015]
Example 1
At the time of forming an outer layer pattern for PC, a pattern having a width of 1.1 mm is formed on both sides at a portion corresponding to the outer shape punching portion (groove width 1.2 mm).
[0016]
A 4-layer board (inner layer 1.0 mm, outer layer prepreg 0. 0) using high Tg-FR-4 (Tg = 175 ° C .: TMA method) and low Tg-FR-4 (Tg = 125 ° C .: TMA method) as substrate materials. 2mm) and low Tg-FR-4 inner layer plate (1.0mm) and outer layer 0.08mm RCC (Tg = 125 ° C: TMA method) is used. Perform punching.
[0017]
Comparative Example 1
The pattern of Example 1 was used without forming a pattern in the outer punched portion, and the substrate material was high Tg-FR-4 (Tg = 175 ° C .: TMA method) and low Tg-FR-4 (Tg = 125 ° C .: A 4-layer plate (inner layer 1.0 mm, outer layer prepreg 0.2 mm) using TMA method and a low Tg-FR-4 inner layer plate (1.0 mm) are used, and 0.08 mm RCC (Tg = 125) is used in the outer layer. A build-up four-layer board using [° C .: TMA method] is prepared, and each is subjected to external punching.
[0018]
High Tg-FR-4 was developed especially for high-performance multilayer boards, and low Tg-FR-4 is a conventional ordinary FR-4 standard product.
[0019]
Tests were conducted on the crack length from the cut surface of Example 1 and Comparative Example 1, and the evaluation results are shown in Table 1.
[0020]
[Table 1]
Figure 0003609000
[0021]
【The invention's effect】
As is apparent from the above description and Table 1, according to the present invention, a high-Tg double-sided board or a build-up board can be punched in the same manner as in the conventional FR-4.
[Brief description of the drawings]
FIGS. 1A to 1D are cross-sectional views showing the outer shape processing steps of the present invention.
FIGS. 2 (a) to (d) are cross-sectional views showing the outline processing steps in the prior art.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Substrate 1a Groove end face 2 Wiring pattern 3 Copper pattern 4 Upper die 5 Punching die 5a Die upper surface 6 Groove punch

Claims (3)

ガラスクロスを基材として用いたTMA法で130℃を越えるガラス転移点Tgの、両面に配線パターンの形成された両面銅張基板を、溝ポンチを備えた金型で外形打抜き加工を施すプリント配線板の製造方法において、
前記両面銅張基板の外形打抜き位置に前記金型の溝幅以下の銅パターンを形成する工程と、
前記銅パターンの形成された両面銅張基板を、前記金型の溝幅以下の銅パターンを前記金型の溝ポンチの位置に合わせて前記金型にセットする工程と、
前記両面銅張基板の前記金型の溝幅以下の銅パターンが形成された溝部分を打ち抜いて外形加工する工程と
を具備することを特徴とするプリント配線板の製造方法
Printed wiring for external punching of a double-sided copper-clad board with a wiring pattern formed on both sides, with a glass transition point Tg exceeding 130 ° C by TMA using glass cloth as a base material , with a die equipped with a groove punch In the manufacturing method of a board,
Forming a copper pattern equal to or smaller than the groove width of the mold at the outer punching position of the double-sided copper-clad substrate ;
A step of setting the double-sided copper-clad substrate on which the copper pattern is formed, a copper pattern having a width equal to or less than the groove width of the mold in accordance with the position of the groove punch of the mold;
A step of punching out a groove portion in which a copper pattern equal to or smaller than the groove width of the mold of the double-sided copper-clad substrate is formed, and processing the outer shape ;
A method for producing a printed wiring board , comprising:
プリント配線板が、ビルドアップ基板である請求項1記載のプリント配線板の製造方法The printed wiring board manufacturing method according to claim 1, wherein the printed wiring board is a build-up substrate. ガラスクロスを基材として用いたTMA法で130℃を越えるガラス転移点Tgをもつ外形打抜き加工に供されるプリント配線板であって、外形抜打ち加工において打ち抜かれる溝部分に、その溝幅以下の銅パターンを形成しておくことを特徴とする外形打抜き加工用プリント配線板。A printed wiring board to be subjected to an external punching process having a glass transition point Tg exceeding 130 ° C. by a TMA method using a glass cloth as a base material, and in a groove part to be punched in the external punching process, the groove width is equal to or less than the groove width. A printed wiring board for external punching, characterized by forming a copper pattern.
JP2000109038A 2000-04-11 2000-04-11 Manufacturing method of printed wiring board and printed wiring board for external punching Expired - Fee Related JP3609000B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000109038A JP3609000B2 (en) 2000-04-11 2000-04-11 Manufacturing method of printed wiring board and printed wiring board for external punching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000109038A JP3609000B2 (en) 2000-04-11 2000-04-11 Manufacturing method of printed wiring board and printed wiring board for external punching

Publications (2)

Publication Number Publication Date
JP2001291939A JP2001291939A (en) 2001-10-19
JP3609000B2 true JP3609000B2 (en) 2005-01-12

Family

ID=18621788

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000109038A Expired - Fee Related JP3609000B2 (en) 2000-04-11 2000-04-11 Manufacturing method of printed wiring board and printed wiring board for external punching

Country Status (1)

Country Link
JP (1) JP3609000B2 (en)

Also Published As

Publication number Publication date
JP2001291939A (en) 2001-10-19

Similar Documents

Publication Publication Date Title
WO2012009840A1 (en) Single-side circuit board with flat wires arranged in parallel and method for making the same
EP1180921A3 (en) Multi-layer circuit board and method of manufacturing the same
CN110913586B (en) Manufacturing method of semi-flexible printed circuit board
CN106961795A (en) A kind of PCB forming methods
JP3609000B2 (en) Manufacturing method of printed wiring board and printed wiring board for external punching
US20150083472A1 (en) Metal core substrate, method for producing the same, and core plate usable for the same
WO2023085581A8 (en) Method for manufacturing double-access type flexible printed circuit board
JP4527835B2 (en) Backup board for drilling
EP0996318A3 (en) Novel composite foil, process for producing the same and copper-clad laminate
CN111712065B (en) Machining process for avoiding fracture of copper in holes of rigid-flex board
CN215991415U (en) Novel high multilayer circuit board pressfitting positioning tool
JP2000294920A (en) Manufacture of multilayer flex-rigid wiring board and punching die
JPH07231166A (en) Manufacture of multilayer board
JPH0365676B2 (en)
JPH0471285A (en) Metal core printed-wiring board and profiling method thereof
JPH0722982B2 (en) Paper base laminate
JPH06177539A (en) Manufacture of multilayer printed-wiring board
JPH0888468A (en) Method for manufacturing multilayer-printed wiring board
JPH098464A (en) Manufacture of multilayer board
JP3398409B2 (en) Manufacturing method of multilayer printed wiring board
JPH0143479B2 (en)
CN117412493A (en) Anti-warping processing method for single-sided metal-based circuit board
JPH03262195A (en) Manufacture of composite multilayer printed wiring board
US20070169600A1 (en) Method and structure to enable fine grid mlc technology
JP2003231093A (en) Machining method for printed wiring board

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040217

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040416

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20041005

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20041012

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081022

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091022

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091022

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101022

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101022

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111022

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121022

Year of fee payment: 8

LAPS Cancellation because of no payment of annual fees