JP3588270B2 - Lead frame manufacturing method - Google Patents

Lead frame manufacturing method Download PDF

Info

Publication number
JP3588270B2
JP3588270B2 JP13854199A JP13854199A JP3588270B2 JP 3588270 B2 JP3588270 B2 JP 3588270B2 JP 13854199 A JP13854199 A JP 13854199A JP 13854199 A JP13854199 A JP 13854199A JP 3588270 B2 JP3588270 B2 JP 3588270B2
Authority
JP
Japan
Prior art keywords
lead
inner lead
punched
tape
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP13854199A
Other languages
Japanese (ja)
Other versions
JP2000332180A (en
Inventor
和夫 緒方
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsui High Tech Inc
Original Assignee
Mitsui High Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsui High Tech Inc filed Critical Mitsui High Tech Inc
Priority to JP13854199A priority Critical patent/JP3588270B2/en
Publication of JP2000332180A publication Critical patent/JP2000332180A/en
Application granted granted Critical
Publication of JP3588270B2 publication Critical patent/JP3588270B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Description

【0001】
【発明の属する技術分野】
本発明はリードフレームの製造方法に関する。
【0002】
【従来の技術】
リ−ドフレームは半導体装置の高集積度化、高機能化、小型化等に対応して多ピンになり、リードの幅及びピッチともに微細になっている。特にインナーリードは微細で機械的強度が低いので何らかの外力が作用すると変形するおそれが大である。
【0003】
インナーリードはリードフレームのパッドに搭載した半導体チップとボンディングワイヤ−を介して超音波溶接法等により自動的に接続されるが、当該インナーリードが変形或は変位していると前記接続作業を行うことが難しくなる。また、前記変形や変位が酷い場合はインナーリードが隣りのものと接し短絡現象を来して不良品となる。
【0004】
インナーリードやアウターリード等のリ−ドの変形或は変位は外力が作用した場合の他に、プレスにて打抜き形成される際の残留応力によっても発生する。
【0005】
前記残留応力による変形や変位をなくすために、リードフレームをその製造過程でリ−ドを拘束した状態にて歪取焼鈍を行い残留応力を解放することが行われ、リ−ドの変形や変位の発生を防ぐ作用効果が奏される。
【0006】
リ−ドの変形或は変位は外力によっても生じるので、変形し易いインナーリード等にテ−プを貼着して支持補強し、前記変形や変位の発生を防止する手段が採られる。
【0007】
【この発明が解決しようとする課題】
テ−プのインナーリード等への貼着は該テ−プをインナーリードに押し付けて加熱作用を与えテ−プの接着材によりなされるが、プレスで形成されたリードフレームには貼着不良箇所が発生することがある。
【0008】
プレスによるリードフレームの打抜き形成はストリッパで被打抜きリ−ド材を押えてパンチでなされるが、打抜きは被打抜きリ−ドが幅狭になるとストリッパの押え力を強くしてなされる。強く押えていても打抜きされたリ−ドは打抜かれた上側面にダレを生じるとともに、ストリッパで押えられた箇所が微小ではあるが板面が凹む。
【0009】
かかるリ−ドの形状の劣化によりテ−プがインナーリードに一様に接せず貼着不良箇所が発生し、インナーリードの支持補強が特に多ピン化されたものでは完全になされない問題がある。
【0010】
本発明は多ピン化されインナーリードが幅、ピッチとも微細なリードフレームであってもテ−プを各インナーリードに貼着不良箇所なく貼着でき、変形や変位を生ぜず形状のよいリードフレームを得ることを目的とする。
【0011】
【課題を解決するための手段】
本発明の要旨は、半導体チップ搭載部領域の周りにインナーリード、アウターリードを打抜き、必要に応じて歪取焼鈍をし、少なくともインナーリードの先端部にめっきし、インナーリードの中間部にテ−プを貼着し、インナーリードの先端部が続いている連結箇所を切除するリードフレームの製造方法において、前記インナーリードをストリッパで被打抜きリ−ドに沿う側部を押えて打抜きする際に前記テ−プの貼着予定箇所は押えず打抜きするところにある。
【0012】
【発明の実施の形態】
次に本発明の1実施例について図面を参照し説明する。
図面において、1は半導体チップ搭載領域であり、該半導体チップ搭載領域1に連続して当該領域1の周りにプレスによりインナーリード2が形成される。
【0013】
インナーリード2のプレスによる形成はこの実施例では当該インナーリード2の片側ずつ打抜きしてなされるが、図2に示すように打抜き時にはストリッパ3で被打抜きインナーリード2に沿う側部をダイ4側に強く押えパンチ5により打抜きする。なおこの図2では図の複雑化を避けるため先に打抜き形成されたインナーリード2aはストリッパで押えられていないが、実際は他のストリッパで押えられているのを省いて示している。
【0014】
前記ストリッパ3にはインナーリード2のテ−プ貼着予定域6は押圧しないように切欠き7が設けられ、被打抜きインナーリード2をダイ4側に押えつける際、前記テ−プ貼着予定域6には当接しないようにしている。ストリッパ3で押圧された箇所は圧下荷重を受けて若干凹むが、テ−プ貼着予定域6は厚みの変化がなく各インナーリード2とも上面の位置が同じである。また、打抜きの際に被打抜きインナーリード2は抜き側にダレが発生するが、前記切欠き7に対応する箇所もその程度に差異はなく、ダレが増大するようなことはない。
【0015】
8はアウターリードで、前記インナーリード2と連続して形成される。該アウターリード8はインナーリード2を打抜きした後に打抜きしてもよいし、或は、先にアウターリード8を打抜いてからインナーリード2を打抜きしてもよく、その順序は打抜きするリードフレームの形状、ピン数等により任意にできる。
【0016】
前記インナーリード2とアウターリード8の境界部にはタイバ−9が、また前記半導体チップ搭載領域1を支持するサポ−トバ−10が形成される。
【0017】
その後、必要に応じて加工による残留応力を解放する歪取焼鈍が所望条件で行なわれ、次いでインナーリード2の先端部と半導体チップ搭載部11にAu、Ag、Pd、Ni等をめっきする。
【0018】
その後、インナーリード2のテ−プ貼着予定領域6へ所定形状に切断したテ−プ12を押し付け、且つ併せて加熱作用を与えて貼着する。この際、前記テ−プ貼着予定領域6はインナーリード2を打抜き時にストリッパ3で押えられていないので、上面の高さ位置が同じである。これによりテ−プ12は各インナーリード2に接触不良部分を生じることなく密に当接して、すべてのインナーリード2にテ−プ12が強く貼着される。
【0019】
テ−プ2が貼着されたリードフレームはインナーリード2の先端部が接続されている連結箇所を打抜いて切除し、個々のインナーリード2にするとともに、半導体チップ搭載部11を形成し、リードフレーム13が製造される。
【0020】
前記実施例は半導体チップ搭載部の四方にインナーリード、アウターリードが形成されたタイプのリードフレームについて述べたが、これに限らず本発明は半導体チップ搭載部の二方にインナーリード、アウターリードが形成されたリードフレームにも適用できる。また半導体チップ搭載部をもたない例えばLOC、COLタイプのリードフレームにも適用できる。
【0021】
【発明の効果】
本発明によれば、インナーリードを打抜きする際にストリッパで被打抜きインナーリードに沿う側部をダイ側に押えるとき、テ−プ貼着予定箇所は押えずに打抜きするので、当該テ−プ貼着予定箇所は厚みが変わらずリ−ド上面の高さ位置が各インナーリードとも同じで、テ−プを貼着する際の押圧力がすべて一様に付加され、テ−プ接着材が接着時にはみ出る長さ(メニスカス量)にインナーリード間で差異がなく何処も強固に接着する。これにより、インナーリードはすべて変形や変位を生ぜず形状のよいリードフレームが得られる。また、インナーリードに形状不良が生じないのでワイヤ−ボンディングが円滑に行われる等の効果がある。
【図面の簡単な説明】
【図1】本発明の1実施例において製造途中のリードフレームを示す図。
【図2】本発明の1実施例においてインナーリードの打抜きを示す図。
【図3】本発明の1実施例において製造途中のリードフレームを示す図。
【図4】本発明の他の実施例において製造されたリードフレームを示す図。
【符号の説明】
1 半導体チップ搭載部領域
2 インナーリード
3 ストリッパ
4 ダイ
5 パンチ
6 テ−プ貼着予定域
7 切欠き
8 アウターリード
9 タイバ−
10 サポ−トバ−
11 半導体チップ搭載部
12 テ−プ
13 リードフレーム
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a method for manufacturing a lead frame.
[0002]
[Prior art]
The lead frame has a large number of pins in response to the high integration, high functionality, and miniaturization of the semiconductor device, and the width and pitch of the leads have become fine. In particular, the inner leads are minute and have low mechanical strength, and therefore are likely to be deformed when any external force acts.
[0003]
The inner lead is automatically connected to the semiconductor chip mounted on the pad of the lead frame via a bonding wire by an ultrasonic welding method or the like. If the inner lead is deformed or displaced, the connection operation is performed. It becomes difficult. If the deformation or displacement is severe, the inner lead comes into contact with an adjacent one, causing a short circuit phenomenon, resulting in a defective product.
[0004]
The deformation or displacement of the leads such as the inner leads and the outer leads is caused not only by the application of an external force but also by the residual stress when punched and formed by a press.
[0005]
In order to eliminate the deformation and displacement due to the residual stress, the lead frame is subjected to strain relief annealing in a manufacturing process in a state where the lead is restrained to release the residual stress, and the deformation and displacement of the lead are performed. The effect of preventing the occurrence of the phenomenon is exhibited.
[0006]
Since deformation or displacement of the lead is also caused by an external force, a tape is attached to an easily deformable inner lead or the like to support and reinforce, so that means for preventing the deformation or displacement is employed.
[0007]
[Problems to be solved by the present invention]
The tape is adhered to the inner lead or the like by pressing the tape against the inner lead to provide a heating action and to be performed by an adhesive material of the tape. May occur.
[0008]
The punching of the lead frame by the press is performed by a punch while holding the lead material to be punched by a stripper. However, when the lead to be punched becomes narrower, the pressing force of the stripper is increased. Even if it is pressed strongly, the punched lead causes sagging on the punched upper surface, and the plate pressed down by the stripper has a small but concave surface.
[0009]
Due to the deterioration of the shape of the lead, the tape does not contact the inner lead uniformly, and a defective bonding portion occurs, and there is a problem that the support reinforcement of the inner lead is not completely completed especially when the number of pins is increased. is there.
[0010]
The present invention enables a tape to be stuck to each of the inner leads without a defective portion even when the lead frame has a large number of pins and the inner leads are fine in both width and pitch. The purpose is to obtain.
[0011]
[Means for Solving the Problems]
The gist of the present invention is to punch an inner lead and an outer lead around a semiconductor chip mounting area, perform strain relief annealing as necessary, plate at least the tip of the inner lead, and apply a tape to the middle of the inner lead. In a method of manufacturing a lead frame in which a connecting portion where a tip portion of an inner lead continues is cut off, the inner lead is cut by pressing a side portion along a punched lead with a stripper. The tape is to be affixed at the place where the tape is punched without pressing.
[0012]
BEST MODE FOR CARRYING OUT THE INVENTION
Next, an embodiment of the present invention will be described with reference to the drawings.
In the drawing, reference numeral 1 denotes a semiconductor chip mounting area, and inner leads 2 are formed around the area 1 by pressing continuously to the semiconductor chip mounting area 1.
[0013]
In this embodiment, the inner lead 2 is formed by stamping one side of the inner lead 2 at a time. However, as shown in FIG. Punching is performed by the presser punch 5. In FIG. 2, the inner lead 2a punched and formed first is not pressed by a stripper in order to avoid complication of the drawing, but the inner lead 2a is not shown to be actually pressed by another stripper.
[0014]
The stripper 3 is provided with a notch 7 so as not to press the area 6 where the inner lead 2 is to be taped. When the inner lead 2 to be punched is pressed against the die 4, the tape is to be bonded. It does not touch the area 6. The portion pressed by the stripper 3 is slightly dented due to the reduction load, but the tape attachment area 6 has no change in thickness and the position of the upper surface of each inner lead 2 is the same. Also, during punching, the inner lead 2 to be punched is sagged on the punching side, but the location corresponding to the notch 7 is not so different, and the sagging does not increase.
[0015]
An outer lead 8 is formed continuously with the inner lead 2. The outer lead 8 may be punched after the inner lead 2 is punched, or the outer lead 8 may be punched first, and then the inner lead 2 may be punched. It can be arbitrarily determined depending on the shape, number of pins, and the like.
[0016]
A tie bar 9 is formed at a boundary between the inner lead 2 and the outer lead 8, and a support bar 10 for supporting the semiconductor chip mounting area 1 is formed.
[0017]
Thereafter, if necessary, strain relief annealing for releasing the residual stress due to processing is performed under desired conditions, and then the tip of the inner lead 2 and the semiconductor chip mounting portion 11 are plated with Au, Ag, Pd, Ni, or the like.
[0018]
After that, the tape 12 cut into a predetermined shape is pressed against the tape application area 6 of the inner lead 2 and, at the same time, a heating action is applied to apply the tape. At this time, since the tape attaching area 6 is not pressed by the stripper 3 when the inner lead 2 is punched, the height position of the upper surface is the same. As a result, the tapes 12 come into close contact with the respective inner leads 2 without causing a poor contact portion, and the tapes 12 are strongly adhered to all the inner leads 2.
[0019]
The lead frame to which the tape 2 is adhered is cut out by punching out a connecting portion to which the tip of the inner lead 2 is connected, forming individual inner leads 2 and forming a semiconductor chip mounting portion 11. The lead frame 13 is manufactured.
[0020]
Although the above-described embodiment has described the type of lead frame in which the inner leads and the outer leads are formed on all sides of the semiconductor chip mounting portion, the present invention is not limited to this. It can be applied to the formed lead frame. Further, the present invention can be applied to, for example, a LOC or COL type lead frame having no semiconductor chip mounting portion.
[0021]
【The invention's effect】
According to the present invention, when a side portion along the punched inner lead is pressed toward the die side by a stripper when punching the inner lead, the portion where the tape is to be bonded is punched without pressing, so that the tape bonding is performed. The place to be attached has the same height at the top surface of the lead without changing the thickness, and the pressing force when applying the tape is applied uniformly, and the tape adhesive is adhered. Sometimes there is no difference in the protruding length (amount of meniscus) between the inner leads, and they adhere firmly everywhere. Thus, a lead frame having a good shape can be obtained without any deformation or displacement of the inner leads. In addition, since there is no shape defect in the inner lead, there is an effect that wire bonding is performed smoothly.
[Brief description of the drawings]
FIG. 1 is a view showing a lead frame being manufactured in one embodiment of the present invention.
FIG. 2 is a diagram showing punching of an inner lead in one embodiment of the present invention.
FIG. 3 is a view showing a lead frame being manufactured in one embodiment of the present invention.
FIG. 4 is a view showing a lead frame manufactured in another embodiment of the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Semiconductor chip mounting area 2 Inner lead 3 Stripper 4 Die 5 Punch 6 Tape bonding area 7 Notch 8 Outer lead 9 Tie bar
10 Support bar
11 semiconductor chip mounting section 12 tape 13 lead frame

Claims (2)

半導体チップ搭載部領域の周りにインナーリード、アウターリードを打抜き、少なくとも前記インナーリードの先端部にめっきし、インナーリードの中間部にテ−プを貼着し、インナーリードの先端部が続いている連結箇所を切除するリードフレームの製造方法において、
前記インナーリードをストリッパで被打抜きリ−ドに沿う側部をダイ側に押えて打抜きする際に前記テ−プの貼着予定箇所は押えず打抜きすることを特徴とするリードフレームの製造方法。
An inner lead and an outer lead are punched around the semiconductor chip mounting area, plating is applied to at least the tip of the inner lead, and a tape is attached to an intermediate portion of the inner lead, and the tip of the inner lead is continued. In a method of manufacturing a lead frame for cutting a connection portion,
A method of manufacturing a lead frame, wherein when the inner lead is punched by pressing a side portion along a lead to be punched by a stripper toward a die side, a portion where the tape is to be stuck is punched without pressing.
半導体チップ搭載部領域の周りにインナーリード、アウターリードを打抜き、焼鈍し、半導体チップ搭載部を打抜き形成するとともに前記インナーリードの先端部は連結したままとし、少なくともインナーリードの先端部をめっきし、インナーリードの中間部にテ−プを貼着し、インナーリードの先端部が接続している連結箇所を切除するリードフレームの製造方法において、
前記インナーリードをストリッパで被打抜きリ−ドに沿う側部をダイ側に押えて打抜きする際に前記テ−プの貼着予定箇所は押えず打抜きすることを特徴とするリードフレームの製造方法。
Punching the inner lead and the outer lead around the semiconductor chip mounting area, annealing, forming the semiconductor chip mounting part by punching and keeping the tip of the inner lead connected, plating at least the tip of the inner lead, In a method for manufacturing a lead frame, a tape is attached to an intermediate portion of an inner lead, and a connecting portion to which a tip portion of the inner lead is connected is cut off.
A method of manufacturing a lead frame, wherein when the inner lead is punched by pressing a side portion along a lead to be punched by a stripper toward a die side, a portion where the tape is to be stuck is punched without pressing.
JP13854199A 1999-05-19 1999-05-19 Lead frame manufacturing method Expired - Fee Related JP3588270B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13854199A JP3588270B2 (en) 1999-05-19 1999-05-19 Lead frame manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13854199A JP3588270B2 (en) 1999-05-19 1999-05-19 Lead frame manufacturing method

Publications (2)

Publication Number Publication Date
JP2000332180A JP2000332180A (en) 2000-11-30
JP3588270B2 true JP3588270B2 (en) 2004-11-10

Family

ID=15224576

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13854199A Expired - Fee Related JP3588270B2 (en) 1999-05-19 1999-05-19 Lead frame manufacturing method

Country Status (1)

Country Link
JP (1) JP3588270B2 (en)

Also Published As

Publication number Publication date
JP2000332180A (en) 2000-11-30

Similar Documents

Publication Publication Date Title
EP1032037B1 (en) Resin-moulded semiconductor device, method for manufacturing the same, and leadframe
KR20010062373A (en) A semiconductor device and a method of manufacturing the same
JP3588270B2 (en) Lead frame manufacturing method
US20020027270A1 (en) Semiconductor device having a die pad supported by a die pad supporter
US5521430A (en) Semiconductor apparatus and its manufacturing method
JP2006073570A (en) Semiconductor device and its manufacturing method
JP3506957B2 (en) Lead frame manufacturing method
JP3535990B2 (en) Lead frame manufacturing method
JP4094611B2 (en) Manufacturing method of laminated lead frame
JP3261987B2 (en) LOC lead frame and semiconductor device using the same
JP2000294708A (en) Manufacture of lead frame
JPH02197158A (en) Manufacture of lead frame
JP2955043B2 (en) Method for manufacturing lead frame for semiconductor device
JPH05267385A (en) Wire bonding apparatus
JP2816757B2 (en) Method for manufacturing semiconductor device
JP2714526B2 (en) Wire bonding method
JP3449266B2 (en) Method for manufacturing resin-encapsulated semiconductor device
JP3583403B2 (en) LOC lead frame and method of manufacturing the same
JP4266429B2 (en) Resin-sealed semiconductor device and manufacturing method thereof
JP2700902B2 (en) Lead frame manufacturing method
JP5102806B2 (en) Lead frame manufacturing method, lead frame, semiconductor device manufacturing method, and semiconductor device
JP2635722B2 (en) Lead frame and manufacturing method thereof
JP3028173B2 (en) Lead frame and manufacturing method thereof
JP3449265B2 (en) Method for manufacturing resin-encapsulated semiconductor device
JP2005322803A (en) Method for manufacturing lead frame for semiconductor apparatus and its manufacturing metal mold

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040614

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040713

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040812

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080820

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080820

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090820

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090820

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100820

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110820

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120820

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120820

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130820

Year of fee payment: 9

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees