JP3580483B2 - クロックパルス発生器、空間光変調器およびディスプレイ - Google Patents
クロックパルス発生器、空間光変調器およびディスプレイ Download PDFInfo
- Publication number
- JP3580483B2 JP3580483B2 JP30436999A JP30436999A JP3580483B2 JP 3580483 B2 JP3580483 B2 JP 3580483B2 JP 30436999 A JP30436999 A JP 30436999A JP 30436999 A JP30436999 A JP 30436999A JP 3580483 B2 JP3580483 B2 JP 3580483B2
- Authority
- JP
- Japan
- Prior art keywords
- stage
- clock pulse
- pulse generator
- control signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
- H03K5/15093—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using devices arranged in a shift register
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Engineering & Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Shift Register Type Memory (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9823368.7 | 1998-10-27 | ||
| GB9823368A GB2343309A (en) | 1998-10-27 | 1998-10-27 | Clock pulse generator for LCD |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000269787A JP2000269787A (ja) | 2000-09-29 |
| JP2000269787A5 JP2000269787A5 (enExample) | 2004-09-09 |
| JP3580483B2 true JP3580483B2 (ja) | 2004-10-20 |
Family
ID=10841272
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30436999A Expired - Fee Related JP3580483B2 (ja) | 1998-10-27 | 1999-10-26 | クロックパルス発生器、空間光変調器およびディスプレイ |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6215346B1 (enExample) |
| JP (1) | JP3580483B2 (enExample) |
| KR (1) | KR100346586B1 (enExample) |
| GB (1) | GB2343309A (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3866070B2 (ja) | 2000-10-20 | 2007-01-10 | 株式会社 日立ディスプレイズ | 表示装置 |
| KR101050356B1 (ko) * | 2005-04-27 | 2011-07-19 | 엘지디스플레이 주식회사 | 쉬프트 레지스터 회로 및 그 구동 방법 |
| KR101137847B1 (ko) * | 2005-06-30 | 2012-04-20 | 엘지디스플레이 주식회사 | 쉬프트 레지스터와 이를 이용한 액정표시장치 |
| KR100624115B1 (ko) * | 2005-08-16 | 2006-09-15 | 삼성에스디아이 주식회사 | 유기전계발광장치의 발광제어 구동장치 |
| KR102426403B1 (ko) * | 2016-01-19 | 2022-07-29 | 삼성디스플레이 주식회사 | 스캔 드라이버 및 이를 포함하는 표시 장치 |
| KR102060044B1 (ko) * | 2018-09-13 | 2019-12-27 | 아주대학교산학협력단 | 펄스 드라이버 및 그 구동방법 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54161288A (en) * | 1978-06-12 | 1979-12-20 | Hitachi Ltd | Semiconductor device |
| JPS5974724A (ja) * | 1982-10-21 | 1984-04-27 | Sony Corp | パルス発生回路 |
| JPH0634154B2 (ja) * | 1983-01-21 | 1994-05-02 | シチズン時計株式会社 | マトリクス型表示装置の駆動回路 |
| US4922138A (en) * | 1987-05-25 | 1990-05-01 | Canon Kabushiki Kaisha | Scan circuit using a plural bootstrap effect for forming scan pulses |
| US4958085A (en) * | 1987-10-30 | 1990-09-18 | Canon Kabushiki Kaisha | Scanning circuit outputting scanning pulse signals of two or more phases |
| US5136622A (en) * | 1991-02-28 | 1992-08-04 | Thomson, S.A. | Shift register, particularly for a liquid crystal display |
| DE4307177C2 (de) * | 1993-03-08 | 1996-02-08 | Lueder Ernst | Schaltungsanordnung als Teil eines Schieberegisters zur Ansteuerung von ketten- oder matrixförmig angeordneten Schaltelementen |
| US5335254A (en) * | 1993-04-27 | 1994-08-02 | Industrial Technology Research Institute, Taiwan | Shift register system for driving active matrix display |
| US5434899A (en) * | 1994-08-12 | 1995-07-18 | Thomson Consumer Electronics, S.A. | Phase clocked shift register with cross connecting between stages |
| US5648790A (en) * | 1994-11-29 | 1997-07-15 | Prime View International Co. | Display scanning circuit |
| FR2743662B1 (fr) * | 1996-01-11 | 1998-02-13 | Thomson Lcd | Perfectionnement aux registres a decalage utilisant des transistors mis de meme polarite |
| US5859630A (en) * | 1996-12-09 | 1999-01-12 | Thomson Multimedia S.A. | Bi-directional shift register |
-
1998
- 1998-10-27 GB GB9823368A patent/GB2343309A/en not_active Withdrawn
-
1999
- 1999-10-26 JP JP30436999A patent/JP3580483B2/ja not_active Expired - Fee Related
- 1999-10-26 US US09/426,737 patent/US6215346B1/en not_active Expired - Fee Related
- 1999-10-27 KR KR1019990046791A patent/KR100346586B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| GB2343309A (en) | 2000-05-03 |
| KR100346586B1 (ko) | 2002-08-03 |
| GB9823368D0 (en) | 1998-12-23 |
| KR20000029344A (ko) | 2000-05-25 |
| JP2000269787A (ja) | 2000-09-29 |
| US6215346B1 (en) | 2001-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3552972B2 (ja) | スタティッククロックパルス発振器、空間光変調器、およびディスプレイ | |
| US5760609A (en) | Clock signal providing circuit with enable and a pulse generator with enable for use in a block clock circuit of a programmable logic device | |
| US7276932B2 (en) | Power-gating cell for virtual power rail control | |
| JP4737627B2 (ja) | スタティッククロックパルス発生器およびディスプレイ | |
| US5250852A (en) | Circuitry and method for latching a logic state | |
| US7365575B2 (en) | Gated clock logic circuit | |
| US20120268182A1 (en) | Clock gated circuit and digital system having the same | |
| US7219244B2 (en) | Control circuitry for power gating virtual power supply rails at differing voltage potentials | |
| US7002374B2 (en) | Domino logic compatible scannable flip-flop | |
| JP3062110B2 (ja) | データラッチ回路 | |
| US6087872A (en) | Dynamic latch circuitry | |
| JP3580483B2 (ja) | クロックパルス発生器、空間光変調器およびディスプレイ | |
| JP3580484B2 (ja) | クロックパルス発生器、空間光変調器およびディスプレイ | |
| US5638018A (en) | P-type flip-flop | |
| JP3572700B2 (ja) | Mos型スタティックフリップフロップ | |
| JP2518642B2 (ja) | レジスタ回路 | |
| JP2569750B2 (ja) | 同期型ドライバ回路 | |
| US7764100B2 (en) | DFLOP circuit for an externally asynchronous-internally clocked system | |
| JPH11176148A (ja) | ポインタ回路 | |
| JPH1065514A (ja) | クロック駆動回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040127 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040421 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040621 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040715 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040715 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20070730 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080730 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |