JP3537653B2 - Multi-cavity ceramic substrate - Google Patents

Multi-cavity ceramic substrate

Info

Publication number
JP3537653B2
JP3537653B2 JP35248697A JP35248697A JP3537653B2 JP 3537653 B2 JP3537653 B2 JP 3537653B2 JP 35248697 A JP35248697 A JP 35248697A JP 35248697 A JP35248697 A JP 35248697A JP 3537653 B2 JP3537653 B2 JP 3537653B2
Authority
JP
Japan
Prior art keywords
ceramic
substrate
ceramic substrate
mother substrate
mother
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP35248697A
Other languages
Japanese (ja)
Other versions
JPH11186459A (en
Inventor
慎一 山之口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP35248697A priority Critical patent/JP3537653B2/en
Publication of JPH11186459A publication Critical patent/JPH11186459A/en
Application granted granted Critical
Publication of JP3537653B2 publication Critical patent/JP3537653B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0284Details of three-dimensional rigid printed circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass

Landscapes

  • Structure Of Printed Boards (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、広面積の母基板を
その少なくとも一主面に形成された格子状の分割溝に沿
って分割することによって、例えば半導体素子等の電子
部品を搭載するためのセラミック基板を多数個集約的に
製作するようになした多数個取りセラミック基板に関す
るものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for mounting an electronic component such as a semiconductor device by dividing a large-area mother board along a grid-shaped dividing groove formed on at least one main surface thereof. The present invention relates to a multi-cavity ceramic substrate in which a large number of ceramic substrates are collectively manufactured.

【0002】[0002]

【従来の技術】従来、半導体素子等の電子部品を搭載す
るためのセラミック基板を多数個集約的に製作するよう
になした多数個取りセラミック基板は、平板状のセラミ
ックから成る母基板の上面に、母基板を多数個のセラミ
ック基板に区画する格子状の分割溝が形成されている。
2. Description of the Related Art Conventionally, a multi-cavity ceramic substrate on which a large number of ceramic substrates for mounting electronic components such as semiconductor elements are collectively manufactured is formed on the upper surface of a mother substrate made of a flat ceramic. And a grid-like dividing groove for dividing the mother substrate into a number of ceramic substrates.

【0003】また前記セラミック基板はその各々に上面
から下面にかけて、メタライズ金属から成る配線導体が
形成されており、各セラミック基板の上面には半導体素
子等の電子部品が配線導体に電気的に接続されるように
して搭載される。
[0003] Each of the ceramic substrates is provided with a wiring conductor made of metallized metal from the upper surface to the lower surface. Electronic components such as semiconductor elements are electrically connected to the wiring conductor on the upper surface of each ceramic substrate. It is mounted as follows.

【0004】前記多数個取りセラミック基板は各セラミ
ック基板に半導体素子等の電子部品を搭載後に前記分割
溝に沿って、ねじれや撓みを起こさせる力を母基板に印
加していわゆるチョコレートブレークすることによって
多数個のセラミック基板に分割され、分割前に各セラミ
ック基板に半導体素子等の電子部品を搭載しておくこと
によって、電子部品がセラミック基板に搭載された電子
装置が多数個集約的に製作されることになる。
[0004] The multi-cavity ceramic substrate is so-called chocolate break by applying a force to cause twisting or bending to the mother substrate along the dividing grooves after mounting electronic components such as semiconductor elements on each ceramic substrate. It is divided into a large number of ceramic substrates, and electronic components such as semiconductor elements are mounted on each ceramic substrate before the division, whereby a large number of electronic devices having the electronic components mounted on the ceramic substrate are collectively manufactured. Will be.

【0005】なお、このような多数個取りセラミック基
板においては、母基板に形成された分割溝は、母基板を
分割溝に沿ってチョコレートブレークして多数個のセラ
ミック基板に分割する際に分割されたセラミック基板に
バリが発生しないようにするため、通常は母基板の厚み
の約半分以上の深さに形成されている。
[0005] In such a multi-cavity ceramic substrate, the dividing grooves formed in the mother substrate are divided when the mother substrate is divided into a number of ceramic substrates by chocolate breaking along the dividing grooves. In order to prevent burrs from being generated on the ceramic substrate, it is usually formed to a depth of about half or more of the thickness of the mother substrate.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、近時、
電子機器の小型化・薄型化の要求に伴って電子部品を搭
載するためのセラミック基板も小型化・薄型化してお
り、このように小型化・薄型化した多数のセラミック基
板を製作するための多数個取りセラミック基板は、その
母基板の厚みが例えば0.5 mm以下と極めて薄いタイプ
のものも使用されるようになってきている。
However, recently,
With the demand for smaller and thinner electronic devices, ceramic substrates for mounting electronic components have also become smaller and thinner, and a large number of ceramic substrates for making such smaller and thinner ceramic substrates have been required. As the individual ceramic substrate, a very thin type mother substrate having a thickness of, for example, 0.5 mm or less has been used.

【0007】ところが、多数個取りセラミック基板は、
多数個のセラミック基板が形成された母基板の厚みの約
半分の深さ以上に分割溝が形成されているために、母基
板の厚みが極めて薄いクイプのものになると、分割溝が
形成されている部位における母基板の機械的強度が極め
て弱くなり、例えば半導体素子等の電子部品を各セラミ
ック基板に搭載する際にねじれや撓みを起こさせるよう
なわずかな外力が母基板に印加されただけで分割溝に沿
って容易に母基板が割れてしまい、その結果、電子部品
がセラミック基板に搭載された電子装置を多数個集約的
に製作することが困難となるという欠点を招来した。
However, a multi-cavity ceramic substrate is
Since the dividing grooves are formed at a depth of about half or more of the thickness of the mother substrate on which a number of ceramic substrates are formed, when the thickness of the mother substrate becomes extremely thin, the dividing grooves are formed. The mechanical strength of the mother board in the part where it is located becomes extremely weak, for example, when only a small external force that causes twisting or bending is applied to the mother board when mounting electronic components such as semiconductor elements on each ceramic board. The mother board is easily broken along the dividing groove, and as a result, it is difficult to intensively manufacture a large number of electronic devices in which electronic components are mounted on the ceramic substrate.

【0008】本発明は上記欠点を解決すべく案出された
ものであり、その目的は、母基板が十分な機械的強度を
有し、わずかな外力によって分割溝に沿って容易に割れ
ることがなく、多数個の薄いセラミック基板を安定して
形成することができ、それにより電子部品がセラミック
基板に搭載された電子装置を多数個集約的に製作するこ
とができる多数個取りセラミック基板を提供することに
ある。
The present invention has been devised in order to solve the above-mentioned drawbacks, and it is an object of the present invention that a mother board has sufficient mechanical strength and is easily broken along a dividing groove by a small external force. A plurality of thin ceramic substrates can be stably formed, thereby providing a multi-cavity ceramic substrate capable of collectively manufacturing a large number of electronic devices in which electronic components are mounted on the ceramic substrate. It is in.

【0009】[0009]

【課題を解決するための手段】本発明の多数個取りセラ
ミック基板は、セラミックから成る母基板の中央領域に
格子状の分割溝により区画された多数個のセラミック基
板を形成するとともに、前記母基板の外周領域に前記セ
ラミック基板より厚い枠状の厚肉部を一体に設けてお
り、該厚肉部は、前記分割溝から離間して形成されてい
ることを特徴とするものである
According to the present invention, there is provided a multi-piece ceramic substrate, wherein a plurality of ceramic substrates divided by lattice-shaped dividing grooves are formed in a central region of a mother substrate made of ceramic. A frame-shaped thick portion thicker than the ceramic substrate is integrally provided in an outer peripheral region of the ceramic substrate, and the thick portion is formed apart from the division groove.

【0010】本発明の多数個取りセラミック基板によれ
ば、中央領域に多数個のセラミック基板が区画されて形
成された母基板の外周領域にそれらセラミック基板より
厚みが厚い枠状の厚肉部が一体に形成されて設けられて
いることから、母基板の外周領域における機械的強度が
強いものとなり、各セラミック基板に半導体素子等の電
子部品を搭載する際にねじれや撓みを起こさせるような
わずかな外力が母基板に印加されても、母基板がそのよ
うなわずかな外力によってねじれや撓みを起こして分割
溝に沿って割れてしまうことはない。その結果、電子部
品が極めて薄いセラミック基板に搭載された電子装置を
多数個集約的に安定して製作することができる。
According to the multi-cavity ceramic substrate of the present invention, a frame-shaped thick portion thicker than the ceramic substrates is formed in the outer peripheral region of the mother substrate formed by dividing the ceramic substrate in the central region. Since they are integrally formed, the mechanical strength in the outer peripheral region of the motherboard becomes strong, and a slight amount of twisting or bending occurs when electronic components such as semiconductor elements are mounted on each ceramic substrate. Even if an external force is applied to the motherboard, the motherboard does not twist or bend due to such a small external force, and does not break along the dividing groove. As a result, a large number of electronic devices having electronic components mounted on an extremely thin ceramic substrate can be intensively and stably manufactured.

【0011】[0011]

【発明の実施の形態】次に本発明を添付図面に基づき詳
細に説明する。図1は本発明の多数個取りセラミック基
板の実施の形態の一例を示す断面図である。この図にお
いて1は平板状のセラミックから成る母基板、2はセラ
ミック基板、3は厚肉部、4は配線導体、5は分割溝で
ある。
BRIEF DESCRIPTION OF THE DRAWINGS FIG. FIG. 1 is a sectional view showing an example of an embodiment of a multi-cavity ceramic substrate according to the present invention. In this figure, 1 is a mother substrate made of a flat ceramic, 2 is a ceramic substrate, 3 is a thick portion, 4 is a wiring conductor, and 5 is a dividing groove.

【0012】母基板1は例えば酸化アルミニウム質焼結
体等のセラミックから成る平板状の基板であり、その中
央領域には多数個のセラミック基板2が格子状に形成さ
れた分割溝5によって区画されることにより縦横に並べ
られて形成されているとともに、セラミック基板2形成
領域の外周部にあたる母基板1の外周領域には、セラミ
ック基板2より厚みの厚い枠状の厚肉部3が一体に形成
されることにより設けられている。
The mother substrate 1 is a flat substrate made of a ceramic such as an aluminum oxide sintered body, for example, and a large number of ceramic substrates 2 are defined in a central region by a dividing groove 5 formed in a lattice shape. As a result, a frame-shaped thick portion 3 thicker than the ceramic substrate 2 is integrally formed in an outer peripheral region of the mother substrate 1 corresponding to an outer peripheral portion of the ceramic substrate 2 forming region. It is provided by doing.

【0013】母基板1は従来周知のセラミックグリーン
シート積層法により作製され、具体的には、例えば酸化
アルミニウム粉末に酸化珪素・酸化マグネシウム・酸化
カルシウム等の焼結助剤を加え、これにバインダ・有機
溶剤・可塑剤等を加えて周知のドクターブレード法にて
シート状に成型して複数枚のセラミックグリーンシート
を得、これらセラミックグリーンシートの各々に適当な
打ち抜き加工を施すとともに、これらを上下に所定の積
層順序で必要数積層し、このようにして得られたセラミ
ックグリーンシート積層体を還元雰囲気中1500〜1600℃
で焼成することによって製作される。
The mother substrate 1 is manufactured by a conventionally well-known ceramic green sheet laminating method. Specifically, for example, a sintering aid such as silicon oxide, magnesium oxide, calcium oxide or the like is added to aluminum oxide powder, and a binder, An organic solvent, a plasticizer, etc. are added and molded into a sheet by a well-known doctor blade method to obtain a plurality of ceramic green sheets. The required number of layers are laminated in a predetermined lamination order, and the ceramic green sheet laminate thus obtained is placed in a reducing atmosphere at 1500 to 1600 ° C.
It is manufactured by firing.

【0014】母基板1の中央領域に縦横に多数個形成さ
れたセラミック基板2は、その上面に半導体素子等の電
子部品が搭載される電子装置の回路基板としての機能を
有している。各セラミック基板2には上面から下面にか
けて複数個のメタライズ金属からなる配線導体4が被着
形成されており、配線導体4の上面の部位にはセラミッ
ク基板2上面に搭載された電子部品の各電極がホンディ
ングワイヤ等を介して電気的に接続され、またセラミッ
ク基板2の下面に導出される部位は半田等を介して外部
電気回路基板の配線導体と接続される。
A large number of ceramic substrates 2 formed vertically and horizontally in the central region of the mother substrate 1 have a function as a circuit board of an electronic device on which electronic components such as semiconductor elements are mounted. A plurality of wiring conductors 4 made of metallized metal are formed on the respective ceramic substrates 2 from the upper surface to the lower surface, and each electrode of an electronic component mounted on the upper surface of the ceramic substrate 2 is formed on the upper surface of the wiring conductor 4. Are electrically connected via a bonding wire or the like, and a portion led out to the lower surface of the ceramic substrate 2 is connected to a wiring conductor of an external electric circuit board via a solder or the like.

【0015】配線導体4は、例えばタングステン・モリ
ブデン等の高融点金属粉末に適当な有機溶剤やバインダ
等を添加混合して得た金属ぺーストを、母基板1となる
セラミックグリーンシートに従来周知のスクリーン印刷
法により所定パターンに印刷塗布することにより母基板
1とともに焼成されて一体に形成される。
For the wiring conductor 4, a metal paste obtained by adding a suitable organic solvent, a binder, or the like to a high melting point metal powder such as tungsten or molybdenum is mixed with a ceramic green sheet serving as the mother substrate 1. By printing and applying in a predetermined pattern by a screen printing method, it is fired together with the mother substrate 1 to be integrally formed.

【0016】そして、セラミック基板2は、小型化・薄
型化の要求に応えるべくその厚みが0.5 mm未満と極め
て薄いものとして形成されており、このようなセラミッ
ク基板2が形成された中央領域のみで母基板1を構成し
た場合には、半導体素子等の電子部品を各セラミック基
板2に搭載する際にねじれや撓みを起こさせるようなわ
ずかな外力が印加されただけで分割溝5に沿って容易に
割れてしまうものとなる。
The ceramic substrate 2 is formed as an extremely thin one having a thickness of less than 0.5 mm in order to meet the demand for miniaturization and thinning. Only the central region where such a ceramic substrate 2 is formed is formed. In the case where the mother board 1 is formed, when the electronic components such as the semiconductor elements are mounted on the respective ceramic boards 2, a slight external force which causes twisting or bending is applied along the dividing groove 5 easily. Will be broken.

【0017】母基板1はその上面に多数個のセラミック
基板2を区画する分割溝5が格子状に形成されている。
分割溝5は、セラミック基板2に半導体素子を搭載後
に、母基板1にねじれや撓みを起こさせるような所定の
大きさの外力を印加して母基板1を分割溝5に沿ってチ
ョコレートブレークすることによってセラミック基板2
を多数個集約的に製作する際に、母基板1を各セラミッ
ク基板2に容易かつ正確に分割する作用をなす。このよ
うな分割溝5は、母基板1となるセラミックグリーンシ
ートに例えば鋭角の刃先角度を有するカッター刃等を所
定の深さに押し込むことにより形成され、その深さが通
常はセラミック基板2の厚みの約半分以上となるように
形成されている。
On the upper surface of the mother substrate 1, division grooves 5 for dividing a large number of ceramic substrates 2 are formed in a lattice shape.
After the semiconductor element is mounted on the ceramic substrate 2, the dividing groove 5 applies a predetermined magnitude of external force that causes the mother substrate 1 to twist or bend, and causes the mother substrate 1 to perform a chocolate break along the dividing groove 5. The ceramic substrate 2
When a large number of substrates are collectively manufactured, the mother substrate 1 is easily and accurately divided into the ceramic substrates 2. Such a dividing groove 5 is formed by, for example, pressing a cutter blade or the like having an acute cutting edge angle to a predetermined depth into a ceramic green sheet serving as the mother substrate 1, and the depth is usually the thickness of the ceramic substrate 2. Is formed so as to be about half or more.

【0018】セラミック基板2の形成領域の外周部にあ
たる母基板1の外周領域に形成された厚肉部3は、半導
体素子等の電子部品を各セラミック基板2に搭載する際
に母基板1をねじれや撓みを起こさせるようなわずかな
外力から保護する作用をなし、母基板1の表裏のどちら
か一方の外周領域にセラミック基板2が形成された中央
領域を取り囲むように枠状に一体に形成することにより
設けられている。
The thick portion 3 formed in the outer peripheral region of the mother substrate 1 corresponding to the outer peripheral portion of the formation region of the ceramic substrate 2 twists the mother substrate 1 when electronic components such as semiconductor elements are mounted on each ceramic substrate 2. It acts to protect it from a slight external force that causes bending or bending, and is integrally formed in a frame shape so as to surround the central region where the ceramic substrate 2 is formed on one of the outer peripheral regions on the front and back surfaces of the mother substrate 1. It is provided by that.

【0019】この場合、母基板1は多数個のセラミック
基板2が形成された中央領域の外周部にセラミック基板
2より厚みが厚い厚肉部3が一体に形成されていること
から、外周部における機械的強度が強いものとなり、半
導体素子等の電子部品を各セラミック基板2に搭載する
際にねじれや撓みを起こさせるようなわずかな外力が母
基板1に印加されても、母基板1がそのようなわずかな
外力によってねじれや撓みを起こして分割溝5に沿って
割れてしまうことはない。
In this case, the mother substrate 1 is formed integrally with a thick portion 3 thicker than the ceramic substrate 2 on the outer peripheral portion of the central region where a large number of ceramic substrates 2 are formed. Even if a small external force is applied to the mother substrate 1 such that the mechanical strength becomes strong and an electronic component such as a semiconductor element is twisted or bent when the electronic component such as a semiconductor element is mounted on each ceramic substrate 2, Such a small external force does not cause twisting or bending and break along the dividing groove 5.

【0020】なお、厚肉部3の厚みおよび幅寸法は、半
導体素子等の電子部品を各セラミック基板2に搭載する
際にねじれや撓みを起こさせるようなわずかな外力が母
基板1に印加されても母基板1がそのようなわずかな外
力によってねじれや撓みを起こさないような厚みおよび
幅寸法にすれば良い。そのような厚肉部3の厚みは母基
板1の材質等に基づく機械的強度や靱性等の特性によっ
て異なり、例えば酸化アルミニウム質焼結体の場合であ
れば、厚みが0.5 mm以上なければ母基板1の機械的強
度を強いものとすることができない傾向にあり、窒化ア
ルミニウム質焼結体では0.7 mm以上、ムライト質焼結
体では0.8 mm以上、ガラスセラミックス焼結体では0.
8 mm以上なければ母基板1の機械的強度を強いものと
することができない傾向にある。他方、各材質とも厚肉
部3の厚みが5.0 mmを超えると母基板1が分厚くなり
嵩張って使用しにくいものとなり、また安定したチョコ
レートブレークができにくくなるので、厚肉部3の厚み
は0.5 〜5.0 mm程度の範囲とすることが好ましい。
The thickness and width of the thick portion 3 are determined by applying a slight external force to the mother substrate 1 to cause twisting or bending when mounting electronic components such as semiconductor elements on each ceramic substrate 2. However, the thickness and width may be set so that the mother substrate 1 is not twisted or bent by such a small external force. The thickness of such a thick portion 3 differs depending on characteristics such as mechanical strength and toughness based on the material and the like of the mother substrate 1. For example, in the case of an aluminum oxide sintered body, if the thickness is not more than 0.5 mm, There is a tendency that the mechanical strength of the substrate 1 cannot be increased. For the aluminum nitride sintered body, it is 0.7 mm or more, for the mullite sintered body, it is 0.8 mm or more, and for the glass ceramic sintered body, it is 0.1 mm or more.
Unless it is 8 mm or more, there is a tendency that the mechanical strength of the mother substrate 1 cannot be increased. On the other hand, if the thickness of the thick portion 3 exceeds 5.0 mm for each material, the mother substrate 1 becomes thicker and bulky, which makes it difficult to use, and it is difficult to make a stable chocolate break. It is preferable that the thickness be in the range of about 0.5 to 5.0 mm.

【0021】また、厚肉部3の幅寸法は、多数個のセラ
ミック基板2が縦横に並べられて形成されている中央領
域の幅寸法の2%以下の小さいものでは母基板1の機械
的強度を強いものとすることができない傾向にあり、他
方、中央領域の幅寸法の50%を超えると母基板1に占め
る厚肉部3の面積が増大してしまって多数個のセラミッ
ク基板2を形成することができなくなるので、厚肉部3
の幅寸法は中央領域の幅寸法に対し2〜50%程度の範囲
内のものとして形成することが好ましい。
The width of the thick portion 3 is less than 2% of the width of a central region formed by arranging a large number of ceramic substrates 2 vertically and horizontally. On the other hand, if the width exceeds 50% of the width of the central region, the area of the thick portion 3 occupying the mother substrate 1 increases, and a large number of ceramic substrates 2 are formed. The thick part 3
Is preferably in the range of about 2 to 50% of the width of the central region.

【0022】また、厚肉部3は、多数個のセラミック基
板2が縦横に並んで形成されている中央領域を取り囲む
分割溝5から離間せずに形成すると、厚肉部3の内側面
と分割溝5が対向することになり、母基板1に形成され
た分割溝5に沿ってチョコレートブレークして多数個の
セラミック基板2に分割する際に分割されたセラミック
基板2にバリや欠けが発生しやすい傾向があるが、厚肉
部3を分割溝5から離間して中央領域の外側に厚肉部3
を形成すれば、厚肉部3の内側面と分割溝5が対向する
ことがなく、母基板1に形成された分割溝5に沿ってチ
ョコレートブレークして多数個のセラミック基板2に分
割する際に分割されたセラミック基板2にバリや欠けが
発生しにくいので、厚肉部3は分割溝5から離間して形
成することが好ましい。
When the thick portion 3 is formed without being separated from the dividing groove 5 surrounding the central region where a large number of ceramic substrates 2 are formed vertically and horizontally, the thick portion 3 is divided with the inner surface of the thick portion 3. The grooves 5 are opposed to each other. When the chocolate breaks along the division grooves 5 formed on the mother substrate 1 to divide the ceramic substrates 2 into a plurality of ceramic substrates 2, burrs and chips are generated on the divided ceramic substrates 2. However, the thick portion 3 is separated from the dividing groove 5 and the thick portion 3 is located outside the central region.
Is formed, the inner surface of the thick portion 3 does not face the dividing groove 5, and when the chocolate breaks along the dividing groove 5 formed on the mother substrate 1 and the ceramic substrate 2 is divided into a plurality of ceramic substrates 2. It is preferable that the thick portion 3 is formed apart from the dividing groove 5 because burrs and chips are not easily generated in the divided ceramic substrate 2.

【0023】また、厚肉部3はその上面に分割溝5を延
設しておくとともに、その下面で延設された分割溝5と
対向する位置に分割溝5と合わせて深さが厚肉部3の厚
みの半分以上となるような補助分割溝6を形成しておけ
ば、各セラミック基板2に半導体素子等の電子部品を搭
載後に母基板1を分割溝5に沿って分割する際、母基板
1を分割溝5に沿って容易かつ正確に分割することがで
きるので、厚肉部3にはその上面に分割溝5を延設して
おくとともに、その下面で延設された分割溝5と対向す
る位置に分割溝5と合わせて深さが厚肉部3の厚みの半
分以上となるような補助分割溝6を形成しておくことが
好ましい。
The thick portion 3 has a dividing groove 5 extending on the upper surface thereof, and has a thicker portion at a position facing the dividing groove 5 extending on the lower surface thereof. If the auxiliary division groove 6 is formed so as to be half or more of the thickness of the portion 3, when the mother substrate 1 is divided along the division groove 5 after mounting electronic components such as semiconductor elements on each ceramic substrate 2, Since the mother substrate 1 can be easily and accurately divided along the dividing groove 5, the dividing groove 5 is extended on the upper surface of the thick portion 3 and the dividing groove is extended on the lower surface. It is preferable that an auxiliary division groove 6 having a depth equal to or more than half the thickness of the thick portion 3 is formed at a position facing the division groove 5 together with the division groove 5.

【0024】かくして本発明の多数個取りセラミック基
板によれば、各セラミック基板2に半導体素子等の電子
部品を搭載後に分割溝5に沿って母基板1にねじれや撓
みを起こすような外力を印加してチョコレートブレーク
することによって、多数個のセラミック基板2に分割さ
れ、半導体素子等の電子部品がセラミック基板2に搭載
された電子装置が多数個集約的に製作されることにな
る。
Thus, according to the multi-cavity ceramic substrate of the present invention, after an electronic component such as a semiconductor element is mounted on each ceramic substrate 2, an external force which causes the mother substrate 1 to twist or bend along the dividing groove 5 is applied. By performing the chocolate break, a large number of electronic devices, which are divided into a large number of ceramic substrates 2 and electronic components such as semiconductor elements are mounted on the ceramic substrates 2, are to be manufactured collectively.

【0025】なお、以上において本発明について実施の
形態の例に基づき具体的に説明したが、本発明は上記の
実施の形態の例に限定されるものではなく、その要旨を
逸脱しない範囲において種々の変更が可能であることは
勿論である。
Although the present invention has been described in detail with reference to the embodiments, the present invention is not limited to the above-described embodiments, and various modifications may be made without departing from the scope of the invention. Can be changed.

【0026】[0026]

【発明の効果】本発明の多数個取りセラミック基板によ
れば、中央領域に多数個のセラミック基板が区画された
母基板の外周領域にそれらセラミック基板より厚みが厚
い枠状の厚肉部が設けられていることから、母基板の外
周領域における機械的強度が強いものとなり、各セラミ
ック基板に半導体素子等の電子部品を搭載する際にねじ
れや撓みを起こさせるようなわずかな外力が母基板に印
加されても、母基板がそのようなわずかな外力によって
ねじれや撓みを起こして分割溝に沿って割れてしまうこ
とはない。その結果、電子部品が極めて薄いセラミック
基板に搭載された電子装置を多数個集約的に安定して製
作することができる。
According to the multi-cavity ceramic substrate of the present invention, a frame-shaped thick portion thicker than the ceramic substrates is provided in the outer peripheral region of the mother substrate in which a large number of ceramic substrates are partitioned in the central region. Therefore, the mechanical strength in the outer peripheral region of the mother board becomes strong, and a slight external force that causes twisting or bending when mounting electronic components such as semiconductor elements on each ceramic board is applied to the mother board. Even when the voltage is applied, the mother substrate does not twist or bend due to such a small external force, and does not break along the division grooves. As a result, a large number of electronic devices having electronic components mounted on an extremely thin ceramic substrate can be intensively and stably manufactured.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明の多数個取りセラミック基板の実施の
形態の一例を示す断面図である。
FIG. 1 is a sectional view showing an example of an embodiment of a multi-cavity ceramic substrate of the present invention.

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 セラミックから成る母基板の中央領域に
格子状の分割溝により区画された多数個のセラミック基
板を形成するとともに、前記母基板の外周領域に前記セ
ラミック基板より厚い枠状の厚肉部を一体に設けてお
り、該厚肉部は、前記分割溝から離間して形成されてい
ことを特徴とする多数個取りセラミック基板。
1. A ceramic substrate having a plurality of ceramic substrates divided by lattice-shaped dividing grooves in a central region of a ceramic mother substrate, and a frame-shaped thick wall thicker than the ceramic substrate in an outer peripheral region of the mother substrate. Contact integrally provided on a part
The thick portion is formed separately from the dividing groove.
Multi-piece ceramic substrate, characterized in that that.
JP35248697A 1997-12-22 1997-12-22 Multi-cavity ceramic substrate Expired - Fee Related JP3537653B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP35248697A JP3537653B2 (en) 1997-12-22 1997-12-22 Multi-cavity ceramic substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35248697A JP3537653B2 (en) 1997-12-22 1997-12-22 Multi-cavity ceramic substrate

Publications (2)

Publication Number Publication Date
JPH11186459A JPH11186459A (en) 1999-07-09
JP3537653B2 true JP3537653B2 (en) 2004-06-14

Family

ID=18424406

Family Applications (1)

Application Number Title Priority Date Filing Date
JP35248697A Expired - Fee Related JP3537653B2 (en) 1997-12-22 1997-12-22 Multi-cavity ceramic substrate

Country Status (1)

Country Link
JP (1) JP3537653B2 (en)

Also Published As

Publication number Publication date
JPH11186459A (en) 1999-07-09

Similar Documents

Publication Publication Date Title
JP6140834B2 (en) Wiring board and electronic device
JP6408423B2 (en) Package and electronic equipment
JP3537653B2 (en) Multi-cavity ceramic substrate
JP3427031B2 (en) Method of manufacturing multi-cavity array board for wiring board
JP6121860B2 (en) Wiring board and electronic device
JP2005136232A (en) Wiring board
JP3769514B2 (en) Wiring board
JP3740374B2 (en) Multiple wiring board
JP2002299520A (en) Wiring board and multi-product wiring board
JP2001274280A (en) Multipiece ceramic wiring substrate
JP2004165343A (en) Laminated ceramic electronic component and its manufacturing method
JP4428883B2 (en) Multi-cavity ceramic wiring board
JP6818609B2 (en) Wiring substrate and imaging device
JP4606303B2 (en) Multi-circuit board and method for manufacturing electronic device
JP7212783B2 (en) Electronic device mounting substrate, electronic device, electronic module, and method for manufacturing electronic device mounting substrate
JP4423181B2 (en) Multiple wiring board
JP3909285B2 (en) Wiring board
CN110832773B (en) Package for housing electronic component, electronic device, and electronic module
JP3801843B2 (en) Wiring board manufacturing method
JP2005340562A (en) Multiple patterning substrate
JP2738601B2 (en) Manufacturing method of ceramic wiring board
JP3850343B2 (en) Electronic component mounting board
JP3801935B2 (en) Electronic component mounting board
JP2746813B2 (en) Package for storing semiconductor elements
JP2001332838A (en) Method for manufacturing wiring board

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040202

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040316

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040317

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090326

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090326

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100326

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110326

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120326

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130326

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130326

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140326

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees