JP3369751B2 - Hybrid integrated circuit device and method of manufacturing the same - Google Patents

Hybrid integrated circuit device and method of manufacturing the same

Info

Publication number
JP3369751B2
JP3369751B2 JP25841594A JP25841594A JP3369751B2 JP 3369751 B2 JP3369751 B2 JP 3369751B2 JP 25841594 A JP25841594 A JP 25841594A JP 25841594 A JP25841594 A JP 25841594A JP 3369751 B2 JP3369751 B2 JP 3369751B2
Authority
JP
Japan
Prior art keywords
metal substrate
oxide film
anodic oxide
case
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP25841594A
Other languages
Japanese (ja)
Other versions
JPH08125054A (en
Inventor
貴久雄 磯山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP25841594A priority Critical patent/JP3369751B2/en
Publication of JPH08125054A publication Critical patent/JPH08125054A/en
Application granted granted Critical
Publication of JP3369751B2 publication Critical patent/JP3369751B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、混成集積回路装置およ
びその製造方法に関し、特に、耐湿劣化を防止した混成
集積回路装置およびその製造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid integrated circuit device and a method of manufacturing the same, and more particularly to a hybrid integrated circuit device in which moisture resistance deterioration is prevented and a method of manufacturing the same.

【0002】[0002]

【従来の技術】まず一般に図13の様な混成集積回路装
置があり、これはAl金属基板の表面に陽極酸化膜を形
成し、この上に絶縁性接着樹脂を介してCuの導電手段
を貼着し、更にこの導電手段に半導体素子や回路素子を
固着し混成集積回路装置として活用するものである。
2. Description of the Related Art Generally, there is a hybrid integrated circuit device as shown in FIG. 13, in which an anodic oxide film is formed on the surface of an Al metal substrate, and Cu conductive means is adhered on this by an insulating adhesive resin. Then, a semiconductor element or a circuit element is fixed to the conductive means and utilized as a hybrid integrated circuit device.

【0003】従ってこの金属基板は、熱伝導率が高いた
め、発熱量が多いパワー素子等の熱は、この金属基板が
ヒートシンクとなり素子の温度上昇を抑え、またはこの
金属基板を放熱板やシャーシーに取り付けた場合、金属
基板は熱伝導が優れるため、効率よく外部に熱を放出で
きるものである。これらの文献としては、例えば、POWE
R QUALITY.OCTOBER 1993 PROCEEDING P.39〜P.51 「Inte
lligent power IC incorpporated active converter/in
verter in one unit」、または1993年、IEEE SEMI-THERM S
ymposium 「Thermal Design Andstructure of Thick Fi
lm Hybrid IC Based on Insulated aluminum Substrat
e」等に詳しい。
Therefore, since this metal substrate has a high thermal conductivity, the heat of a power element or the like, which generates a large amount of heat, serves as a heat sink for the metal substrate to suppress the temperature rise of the element, or the metal substrate is used as a heat sink or a chassis. When attached, the metal substrate has excellent heat conduction, and thus can efficiently release heat to the outside. Examples of these documents include POWE.
R QUALITY.OCTOBER 1993 PROCEEDING P.39 ~ P.51 `` Inte
lligent power IC incorporated active converter / in
verter in one unit ", or 1993, IEEE SEMI-THERM S
ymposium `` Thermal Design Andstructure of Thick Fi
lm Hybrid IC Based on Insulated aluminum Substrat
e "etc.

【0004】更に具体的に説明すると、金属基板1は、
点で示した陽極酸化膜2,3が設けられ、この陽極酸化
膜の表面には、×印で示した絶縁性接着樹脂4を介して
Cuより成る導電手段5が設けられている。ここで導電
手段は、配線、配線と一体またはアイランド状のランド
で半導体素子6や回路部品を固着する領域、リードを固
着するためのパッド等である。半導体素子は、例えばベ
アチップ状のトランジスタやベアチップ状のICであ
り、回路部品は、印刷抵抗、チップ抵抗、チップコンデ
ンサ等である。また必要により金属細線がワイヤーボン
デイングされ、例えば半導体素子と配線間、またクロス
オーバー用に配線間に設けられる。
More specifically, the metal substrate 1 is
Anodized films 2 and 3 shown by dots are provided, and conductive means 5 made of Cu is provided on the surface of the anodized film via an insulating adhesive resin 4 shown by X. Here, the conductive means is a wiring, a region for fixing the semiconductor element 6 or a circuit component with an island-shaped land or an integrated land, a pad for fixing a lead, and the like. The semiconductor element is, for example, a bare chip transistor or a bare chip IC, and the circuit component is a printing resistor, a chip resistor, a chip capacitor, or the like. If necessary, fine metal wires are wire-bonded and provided, for example, between the semiconductor element and the wiring or between the wirings for crossover.

【0005】続いて、ケース7が金属基板1の周囲に当
接され、ケース7と金属基板1で成る空間に樹脂8が注
入される。またケース7と金属基板1の接着は、丸印で
示した接着樹脂9で固着されている。
Subsequently, the case 7 is brought into contact with the periphery of the metal substrate 1, and the resin 8 is injected into the space formed by the case 7 and the metal substrate 1. The case 7 and the metal substrate 1 are adhered to each other with an adhesive resin 9 shown by a circle.

【0006】[0006]

【発明が解決しようとする課題】前述した図13の構成
に於いて、具体的には、接着樹脂9は、ガラス繊維にエ
ポキシ樹脂を含浸させたシート状のもので、金属基板1
の当接部に設け接着していた。また通常の接着材を側面
および表面に設けて接着していた。しかしこの構造に於
いて、100個に1個又はそれよりも少ないが、耐湿試
験等の実験の結果不良が発生した。
In the configuration of FIG. 13 described above, specifically, the adhesive resin 9 is a sheet-like member in which glass fiber is impregnated with epoxy resin, and the metal substrate 1
Was affixed to the abutting portion of and adhered. In addition, ordinary adhesives have been provided on the side surface and the surface for adhesion. However, in this structure, one out of 100 or less, but a defect occurred as a result of experiments such as a moisture resistance test.

【0007】[0007]

【課題を解決するための手段】本発明は前述の問題に鑑
みて成され、第1に、前記陽極酸化膜が設けられていな
い金属基板の一方の面上に接着樹脂を介して導電手段貼
着し、この金属基板を底面とし実質的に金属基板表面の
周辺と当接して樹脂注入空間を形成するケースとを設け
ることで解決するものである。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems. Firstly, a conductive means is attached to one surface of a metal substrate on which the anodic oxide film is not provided, via an adhesive resin. And a case for forming a resin injection space by making contact with the periphery of the surface of the metal substrate and using this metal substrate as the bottom surface.

【0008】第2に、酸化膜を取り除いた帯状領域を、
ケースと当接する金属基板領域よりも内側に設け、前記
帯状領域に樹脂が接着されることで解決するものであ
る。第3に、接着樹脂と酸化膜との界面露出部をケース
の当接領域よりも内側に設けることで解決するものであ
る。第4に、前記金属基板の周辺から前記半導体素子の
配置領域まで連通する酸化膜のクラックを途中でカット
することで解決するものである。
Second, the strip-shaped region from which the oxide film has been removed is
It is a solution to the problem that it is provided on the inner side of the metal substrate region that comes into contact with the case, and the resin is bonded to the band-shaped region. Thirdly, the problem is solved by providing the interface exposed portion between the adhesive resin and the oxide film inside the contact area of the case. Fourthly, the problem is solved by cutting the cracks in the oxide film communicating from the periphery of the metal substrate to the semiconductor element disposition region in the middle.

【0009】第5に、この金属基板の一方の面だけ陽極
酸化膜を形成し、他方の金属基板面上にケースを当接す
ることで解決するものである。第6に、陽極酸化膜の形
成後、接着樹脂の形成後または接着樹脂を介して導電手
段を形成した後に、少なくともケースと金属基板の当接
領域よりも内側の領域の陽極酸化膜を除去することで解
決するものである。
Fifthly, the problem is solved by forming an anodic oxide film on only one surface of the metal substrate and bringing a case into contact with the surface of the other metal substrate. Sixth, after forming the anodic oxide film, after forming the adhesive resin or after forming the conductive means through the adhesive resin, at least the anodic oxide film in the region inside the contact region between the case and the metal substrate is removed. That is the solution.

【0010】[0010]

【作用】実験の結果、接着樹脂9と金属基板1との界面
または接着樹脂自身にピンホール等が形成され、湿気が
浸入できるパスが形成されていることが判った。しかし
半導体素子6は、このパスから非常に遠く、また絶縁性
接着樹脂4自身も20〜100μm程度と薄くフレキシ
ビィリティがあり、クラックはなく、この樹脂と酸化膜
3との界面がメインの湿気パスであるとは考えにくく、
しかも中空構造ではなく封止樹脂8があるため、半導体
素子自身が劣化するとは考えにくかった。
As a result of the experiment, it has been found that pinholes or the like are formed in the interface between the adhesive resin 9 and the metal substrate 1 or in the adhesive resin itself to form a path through which moisture can enter. However, the semiconductor element 6 is very far from this path, and the insulating adhesive resin 4 itself has a thin flexibility of about 20 to 100 μm and has no cracks, and the interface between this resin and the oxide film 3 is the main moisture. It's hard to think it's a pass,
Moreover, it is difficult to think that the semiconductor element itself is deteriorated because the sealing resin 8 is present instead of the hollow structure.

【0011】従って再度調べ、陽極酸化膜3について具
体的に調べてみた結果、陽極酸化膜には図11のように
クラック20が全面に蜘蛛の巣状に形成されていた。こ
れは陽極酸化膜自身が硬くもろいため、加熱、冷却工程
でクラックが発生しやすい材料であるためである。更に
拡大してみると、図12に示すV字谷のようなクラック
であることが判った。この割れ口は、矢印Aで示す幅で
約1〜2μm程度有り、アルコール水溶液等の浸透性の
良い液体を基板表面にたらすと、このクラックに前記液
体が走るように吸い込まれてゆくのが観察されている。
これは陽極酸化膜が形成された後、導電手段5のホット
プレスによる接着、半田付けや注入樹脂の硬化等の加冷
却処理により、Alと陽極酸化膜あるいは陽極酸化膜と
絶縁樹脂4の熱膨張係数の違いも手伝い、クラックが入
ることが判った。
Therefore, as a result of re-examination and specific investigation of the anodic oxide film 3, as shown in FIG. 11, cracks 20 were formed on the entire surface in the form of a cobweb in the anodic oxide film. This is because the anodic oxide film itself is hard and brittle, and is a material that easily cracks during the heating and cooling steps. Further enlargement revealed that the crack was a V-shaped valley shown in FIG. This crack has a width of about 1 to 2 μm as shown by an arrow A, and when a liquid having good permeability such as an alcohol aqueous solution is dropped on the surface of the substrate, it is observed that the liquid is sucked into the crack so as to run. Has been done.
This is because after the anodic oxide film is formed, the thermal expansion of Al and the anodic oxide film or the anodic oxide film and the insulating resin 4 is performed by the heating and cooling treatment such as the adhesion of the conductive means 5 by hot pressing, the soldering and the hardening of the injected resin. I also helped with the difference in the coefficients and found that cracks were formed.

【0012】また金属基板1周辺はプレスで打ち抜くた
め、このプレス工程の際にクラックが入ることが判り、
特に基板周辺にはこの領域以外よりもクラックが集中す
る事が判った。しかもこのクラックは、周囲から素子が
形成される領域まで、つながっており、湿気が簡単に通
過できることが判った。
Further, since the periphery of the metal substrate 1 is punched out by a press, it was found that cracks were generated during this pressing process.
In particular, it was found that cracks were concentrated around the substrate than in other areas. Moreover, it was found that the cracks were connected from the surroundings to the area where the element was formed, and moisture could easily pass through.

【0013】図13に戻ると、矢印Aに浸入した湿気は
主に界面10,11を通過し、特に通路10は、金属基
板1の側面に当接するため、側面に顔を出している陽極
酸化膜3は、前述したクラックを介して矢印Bの方向に
湿気をどんどん浸入させる。しかも矢印Cの方向の絶縁
樹脂4は、非常に薄いため、また金属基板をGND電位
にセッティングした場合、GND電位に固定されている
導電手段以外の導電手段は、基板とある電位を有するた
め、湿気や不純物がこの矢印Cの方向へ時間の経過と共
に進み通路を介して素子に到達し易い構造になっている
ことが判った。
Returning to FIG. 13, the moisture that has penetrated into the arrow A mainly passes through the interfaces 10 and 11, and in particular, the passage 10 abuts the side surface of the metal substrate 1. Membrane 3 allows more and more moisture to penetrate in the direction of arrow B through the cracks described above. Moreover, since the insulating resin 4 in the direction of the arrow C is very thin, and when the metal substrate is set to the GND potential, the conducting means other than the conducting means fixed at the GND potential have a certain potential with the substrate. It was found that moisture and impurities proceed in the direction of arrow C with the passage of time and easily reach the element through the passage.

【0014】従ってこの通路を遮断すれば又は無くすこ
とで解決できると考えた。従って第1の手段は、前述し
たように、裏面は傷等の防止のため(外観形状をきれい
な状態で残す)に酸化膜を設け、表面には酸化膜を設け
なければ、湿気の通路が形成されないため、耐湿特性が
向上される。第2に、ケースと当接する金属基板領域よ
りも内側に、酸化膜を取り除いた帯状領域を設ければ、
この領域にはクラックが存在しないので、湿気の通路を
カットでき、半導体素子まで湿気が到達しにくくなる。
Therefore, it was thought that the problem could be solved by blocking or eliminating this passage. Therefore, as described above, the first means is to provide an oxide film on the back surface to prevent scratches (keep the appearance shape in a clean state) and to form a moisture passage unless an oxide film is provided on the front surface. Therefore, the moisture resistance is improved. Secondly, if the strip-shaped region from which the oxide film is removed is provided inside the metal substrate region that contacts the case,
Since there are no cracks in this region, it is possible to cut the moisture passage and prevent moisture from reaching the semiconductor element.

【0015】第3に、第2の作用と同じく、接着樹脂と
酸化膜の界面が湿気の通路となるため、この通路の入り
口である界面露出部を、ケースの当接領域(湿気の通
路)よりも内側に設ければ、ケースの当接部と前記界面
露出部がある間隔をもつためこの間隔が湿気の遮断領域
となり、湿気が到達しにくくなる。第4に、前記金属基
板周辺から素子の配置領域まで連通する酸化膜のクラッ
クに於いて、途中でこの連通したパスをカットできるた
め、素子まで湿気到達を防止できる。
Thirdly, like the second function, the interface between the adhesive resin and the oxide film serves as a moisture passage. Therefore, the interface exposed portion, which is the entrance of this passage, is brought into contact with the case (moisture passage). If it is provided on the inner side, there is a gap between the abutting portion of the case and the exposed interface portion, and this gap serves as a moisture blocking region, making it difficult for moisture to reach. Fourthly, in the crack of the oxide film which communicates from the periphery of the metal substrate to the region where the device is arranged, this communicating path can be cut in the middle, so that the moisture can be prevented from reaching the device.

【0016】第5に、金属基板を酸化する際、例えば他
方の金属基板表面に酸化防止用のマスクを設けて酸化す
れば、一方の面だけ酸化膜が形成され、他方の面にはク
ラックが発生する酸化膜が形成されないので、クラック
のある酸化膜の除去工程を付加せずに湿気の通路を遮断
できる。第6に、ケースと金属基板の当接領域よりも内
側に帯状に陽極酸化膜の除去領域を設ければ、第5の作
用に述べたのと違い、実質両面に酸化膜があるので、以
降の熱処理工程に於いて、基板の反りを抑制できる。
Fifth, when a metal substrate is oxidized, for example, if a mask for preventing oxidation is provided on the surface of the other metal substrate to oxidize it, an oxide film is formed on only one surface and cracks are formed on the other surface. Since the generated oxide film is not formed, the passage of moisture can be blocked without adding a step of removing the oxide film having cracks. Sixth, if a strip-shaped anodic oxide film removal region is provided on the inner side of the contact region between the case and the metal substrate, the oxide film is substantially present on both sides unlike the case described in the fifth action. The warp of the substrate can be suppressed in the heat treatment step.

【0017】[0017]

【実施例】本発明の実施例を説明する前に、図4を用い
て簡単に製造方法を説明する。ここでは本発明の除去領
域20がないものとして説明してゆく。まず0.5〜3
mm程度の厚さのAl金属基板21を用意し、両面に陽
極酸化膜22を形成する第1の工程がある。ここで陽極
酸化膜22は、10〜20μm程度である。
EXAMPLES Before explaining the examples of the present invention, a manufacturing method will be briefly described with reference to FIG. Here, it is assumed that the removal area 20 of the present invention is not provided. First 0.5-3
There is a first step of preparing an Al metal substrate 21 having a thickness of about mm and forming anodic oxide films 22 on both surfaces. Here, the anodic oxide film 22 has a thickness of about 10 to 20 μm.

【0018】続いて、ポリイミドやエポキシ樹脂等の接
着樹脂23を基板全面に塗布し、この上に18〜105
μm程度の銅箔を全面に貼り、ホットプレスする第2の
工程があり、その結果接着樹脂は、20〜100μmの
厚さとなる。ホットプレスは、圧力100kg/平方セ
ンチ、170度で、ポリイミドやエポキシの場合、約3
0分、中にフィラーが入った低熱抵抗の接着樹脂(ポリ
イミドやエポキシ)の場合、約60分程度の間加圧され
ている。この後必要により、ボンディングポイント部の
Niメッキ工程が入る。また予めメッキされた前記銅箔
を貼れば、前記メッキ工程は省略できる。
Subsequently, an adhesive resin 23 such as polyimide or epoxy resin is applied to the entire surface of the substrate, and 18 to 105 are applied on this.
There is a second step in which a copper foil of about μm is attached on the entire surface and hot pressed, so that the adhesive resin has a thickness of 20 to 100 μm. The hot press is 100 kg / sq. Cm. And 170 degrees, and in the case of polyimide and epoxy, it is about 3
In the case of an adhesive resin (polyimide or epoxy) having a low heat resistance with a filler contained therein for 0 minutes, the pressure is applied for about 60 minutes. After this, if necessary, a Ni plating process for the bonding point portion is performed. Further, if the previously plated copper foil is attached, the plating step can be omitted.

【0019】続いて塩化第2鉄等のエッチング液で所定
のパターンに導電手段24を形成する第3の工程があ
り、この後に印刷抵抗の安定性を考え、印刷部に樹脂が
コートされ、また印刷抵抗のコンタクト抵抗を考え、導
電パーターンとのコンタクト部に銀ペーストが塗布さ
れ、両者とも約150度程度で焼結される第4の工程が
ある。
Subsequently, there is a third step of forming the conductive means 24 in a predetermined pattern with an etching solution such as ferric chloride. After that, in consideration of the stability of the printing resistance, the printing portion is coated with resin, and Considering the contact resistance of the printing resistance, there is a fourth step in which a silver paste is applied to the contact portion with the conductive pattern and both are sintered at about 150 degrees.

【0020】続いて、カーボン抵抗等の印刷抵抗が印刷
され、約200度で焼成される第5の工程があり、後の
工程で半田を印刷する部分を残して、樹脂がオーバーコ
ートされ、約150度で焼成される第6の工程がある。
更に半田クリームが印刷され約200度で溶融され、チ
ップ抵抗、チップコンデンサおよび半導体チップ等の素
子25が半田付けされ第7の工程があり、ワイヤーボン
ディング工程を経て、最後にケース26が取り付けら
れ、樹脂27が注入され、エポキシ樹脂の場合、150
度で硬化される。
Next, there is a fifth step in which a printing resistor such as a carbon resistor is printed and baked at about 200 degrees, and the resin is overcoated to leave a solder printing portion in a later step, There is a sixth step that is fired at 150 degrees.
Further, solder cream is printed and melted at about 200 degrees, and the element 25 such as the chip resistor, the chip capacitor and the semiconductor chip is soldered, and there is a seventh step. After the wire bonding step, the case 26 is finally attached, Resin 27 is injected, and in the case of epoxy resin, 150
Cured in degrees.

【0021】図1〜図6までの実施例は、以上の工程を
若干修正すればよいので、各実施例の説明の際に説明す
る。では前述した製造方法で用いた図番を共用し、第1
の実施例について説明する。 まず本発明のポイントと
なる金属基板21を用意し、上面には耐酸化マスクとな
るフィルムを貼り付けて陽極酸化し、基板21の裏面の
みに陽極酸化膜22を形成している。前記金属基板21
の表面に接着樹脂23が被覆され、この接着樹脂23に
より貼着された導電手段24が設けられている。
In the embodiments shown in FIGS. 1 to 6, since the above steps may be slightly modified, they will be described when describing each embodiment. Then, share the drawing number used in the above-mentioned manufacturing method,
An example will be described. First, a metal substrate 21 which is the point of the present invention is prepared, a film serving as an oxidation resistant mask is attached to the upper surface and anodized, and an anodized film 22 is formed only on the back surface of the substrate 21. The metal substrate 21
The surface of is covered with an adhesive resin 23, and a conductive means 24 attached by the adhesive resin 23 is provided.

【0022】この導電手段24は、図9に示した平面図
からも判るように、配線30、チップが載せられるラン
ド31、配線と一体のランド32、ボンディングパッド
33および外部リードが半田付けされるパッド34等で
なり、ベアチップ状のトランジスタやICチップ等の半
導体素子25、チップ抵抗、印刷抵抗およびチップコン
デンサ等の回路素子が半田等を介して固着されている。
この素子の配置状況は、図2から図6までの実施例でも
同様であり、これ以降の各実施例の説明では省略をす
る。また前記製造フローでは、アンダーコート膜やオー
バーコート膜の説明があったが、必須構成要素ではない
ので、ここでは省略する。
As can be seen from the plan view shown in FIG. 9, the conductive means 24 is soldered with the wiring 30, the land 31 on which the chip is mounted, the land 32 integral with the wiring, the bonding pad 33 and the external lead. A pad 34 or the like is used, and a semiconductor element 25 such as a bare chip transistor or an IC chip, and a circuit element such as a chip resistor, a printing resistor, and a chip capacitor are fixed via solder or the like.
The arrangement of the elements is the same in the embodiments shown in FIGS. 2 to 6, and will be omitted in the description of each embodiment thereafter. Further, although the undercoat film and the overcoat film have been described in the manufacturing flow, they are omitted here because they are not essential constituent elements.

【0023】また回路を達成するために、半導体チップ
と導電手段24間に、また必要によってはクロスオーバ
ーのために導電手段間に金属細線36がボンディングさ
れている。更に接着材28を介してケース26が金属基
板21に固着され、金属基板を底面、ケースが側面とな
る封止空間が設けられ、この中に封止樹脂27が注入さ
れている。
Further, in order to achieve a circuit, a thin metal wire 36 is bonded between the semiconductor chip and the conductive means 24 and, if necessary, between the conductive means for crossover. Further, the case 26 is fixed to the metal substrate 21 via the adhesive material 28, and a sealing space having the metal substrate as a bottom surface and the case as a side surface is provided, and the sealing resin 27 is injected into this space.

【0024】本発明の特徴は、前記金属基板21の表面
に陽極酸化膜22を設けずに接着樹脂23を設けること
にある。つまり湿気の入り口Eから出口Fに湿気が到達
しても、側面には、陽極酸化膜の端部が存在しないので
(図13を参照のこと)湿気は素子が固着される領域ま
で到達しにくく、素子の劣化を抑制できる。本実施例で
は、金属基板21の表面に陽極酸化膜を形成しないで組
み立てているが、一部有っても良い。つまり陽極酸化膜
のクラックは、厚さが厚いほど入りやすく、薄ければ薄
いほど入りにくい。従って5μm、安全を考えて1μm
以下で形成されていれば、熱処理が加わってもクラック
が入らないことが判っている。従って前記第1の工程時
に、表面と裏面の陽極酸化を別々に行うか、第1乃至第
3の工程のいずれかの後に、サンドブラスト等で膜厚が
1μmになるまで削って対応できる。
The feature of the present invention resides in that the adhesive resin 23 is provided on the surface of the metal substrate 21 without providing the anodic oxide film 22. In other words, even if moisture reaches from the moisture inlet E to the outlet F, the edge portion of the anodic oxide film does not exist on the side surface (see FIG. 13), so it is difficult for moisture to reach the region where the element is fixed. Therefore, the deterioration of the element can be suppressed. In this embodiment, the metal substrate 21 is assembled without forming an anodic oxide film on the surface thereof, but it may be partially provided. In other words, cracks in the anodic oxide film are more likely to enter as the thickness increases, and are less likely to occur as the thickness decreases. Therefore, 5 μm, 1 μm considering safety
It has been found that cracks do not occur even if heat treatment is applied if formed below. Therefore, in the first step, the anodization of the front surface and the back surface may be performed separately, or after performing any of the first to third steps, sandblasting or the like may be performed until the film thickness becomes 1 μm.

【0025】また両面ともに陽極酸化膜を設けなくとも
本発明はなんら問題はない。また片方だけ設けると両面
の熱膨張係数が異なり、反りを発生する問題があるが、
これを解決できる。続いて第2の実施例について図2を
参照しながら説明する。図1と若干異なるだけであるの
で、ここではその該当部のみの説明にとどめる。
The present invention does not have any problem even if the anodic oxide film is not provided on both surfaces. Also, if only one is provided, the thermal expansion coefficient of both sides will be different, causing the problem of warpage,
You can solve this. Next, a second embodiment will be described with reference to FIG. Since it is only slightly different from FIG. 1, only the relevant portion will be described here.

【0026】つまり金属基板21の表面にも陽極酸化膜
22が設けられており、この陽極酸化膜22の上に接着
樹脂23を介して導電手段が貼着され、基板周辺からケ
ース26の当接部内側まで陽極酸化膜と接着樹脂が除去
されている。ここで金属基板21とケース26は、リー
ドの出し方によりケースの形状が異なる。図7は、2側
辺からリード40が上方に延在されているもので、素子
が配置される領域41には、素子の歪み吸収のためにゲ
ル状のシリコーン樹脂が入れられてからエポキシ樹脂が
入れられ、リード配置領域42にはエポキシ樹脂のみ設
けられているので、ケース26は、仕切り板43が設け
られている。但しシリコーン樹脂が入れられなければ、
仕切る必要がないので前記仕切り板43は省略される。
このケース26が当接する部分を説明したのが図9や図
10であり、図9は、仕切り板43がないもの、図10
は仕切り板43があるものである。×印で示した領域が
ケース26の当節領域であり、点で示したところが除去
領域20である。点線と一点鎖線の間が当接領域からど
れだけ内側に入れたかを示すものである。この間隔は長
ければ長いほど湿気の浸入抑制に効果を有するが、逆に
素子配置の自由度が無くなるので注意を要する。また図
8は、リード40が横に延在されるもので、仕切り板4
3が基板の内側に入り、リードを囲む仕切り板44は、
別体で構成されている。点線で示した部分がケース26
の当接領域で、図9や図10と同じように、素子領域4
1を囲む当接領域よりも内側に帯状に1周に渡り陽極酸
化膜の除去領域が設けられる。
In other words, the anodic oxide film 22 is also provided on the surface of the metal substrate 21, conductive means is adhered on the anodic oxide film 22 via the adhesive resin 23, and the case 26 is brought into contact with the periphery of the substrate. The anodic oxide film and the adhesive resin have been removed to the inside of the part. Here, the metal substrate 21 and the case 26 have different shapes depending on how the leads are taken out. In FIG. 7, the lead 40 extends upward from the two sides, and a gel silicone resin is put in the region 41 where the element is arranged to absorb strain of the element, and then the epoxy resin. Since only the epoxy resin is provided in the lead placement region 42, the case 26 is provided with the partition plate 43. However, if silicone resin is not included,
Since it is not necessary to partition, the partition plate 43 is omitted.
FIGS. 9 and 10 explain the portion where the case 26 abuts. FIG. 9 shows the case without the partition plate 43.
Has a partition plate 43. The area indicated by X is the current section area of the case 26, and the area indicated by the dot is the removal area 20. The distance between the dotted line and the alternate long and short dash line shows how far inside the contact area. The longer this interval is, the more effective it is in suppressing the infiltration of moisture, but on the contrary, caution is required because the degree of freedom in element arrangement is lost. Further, in FIG. 8, the lead 40 is extended laterally, and the partition plate 4
3 enters the inside of the substrate and the partition plate 44 surrounding the leads is
It is composed of a separate body. The part indicated by the dotted line is the case 26
In the contact area of the element region 4 as in FIGS. 9 and 10.
An area where the anodic oxide film is removed is provided inside the contact area that surrounds 1 in a strip shape over the circumference.

【0027】また図7は、リードが2側辺に設けられて
いるが1側辺のものもあり、この場合、図8の仕切り板
44がケースと一体となったもの(仕切り板44の一方
が削除されたもの)であり、素子配置領域41を囲むケ
ースの当接領域よりも内側に除去領域が設けられる。ま
た図8は、リード40が1側辺にのみ設けられている
が、2側辺に設けられても良く、この場合、図7の仕切
り板44,45が分離して設けられ、素子配置領域41
を囲むケースの当接部よりも内側に前記除去領域が設け
られる。
Further, in FIG. 7, the leads are provided on the two sides, but some leads are provided on one side. In this case, the partition plate 44 of FIG. 8 is integrated with the case (one of the partition plates 44). Is removed), and the removal region is provided inside the contact region of the case surrounding the element placement region 41. Further, in FIG. 8, the lead 40 is provided only on one side, but it may be provided on two sides. In this case, the partition plates 44 and 45 of FIG. 41
The removal region is provided inside the abutting portion of the case surrounding the.

【0028】本発明の特徴は、少なくとも素子配置領域
を囲むケース26と金属基板21の当接領域よりも内側
に、陽極酸化膜の除去領域を配置した構成にある。図2
に戻り説明すると、湿気の入り口Eから素子領域に湿気
が到達しても、陽極酸化膜22の湿気入り口Fは、基板
の当接部から一定の離間距離があるため、湿気がFで示
す所の陽極酸化膜22に到達しにくくなり、湿気による
素子の経時変化等は防止できる。
The feature of the present invention resides in that the anodic oxide film removal region is arranged inside the contact region between the metal substrate 21 and the case 26 surrounding at least the element arrangement region. Figure 2
Returning to the explanation, even if moisture reaches the element region from the moisture inlet E, the humidity inlet F of the anodic oxide film 22 has a certain distance from the abutting portion of the substrate, so that the humidity is indicated by F. It becomes difficult to reach the anodic oxide film 22 and the element can be prevented from changing with time due to moisture.

【0029】またプレスにより発生するクラックは、基
板周辺に特に集中しているが、周辺から除去すること
で、この集中しているクラックによるパスを除去でき、
湿気の浸入を防止できる。またクラックの入った陽極酸
化膜22は、樹脂との接着性が良いため、図1と異なり
敢えて残すことで、前記導電手段24の接着強度が増強
することになる。
The cracks generated by pressing are particularly concentrated on the periphery of the substrate. By removing the cracks from the periphery, it is possible to remove the paths due to the concentrated cracks.
Prevents ingress of moisture. Since the cracked anodic oxide film 22 has good adhesiveness to the resin, the adhesive strength of the conductive means 24 is enhanced by leaving it intentionally unlike in FIG.

【0030】また本実施例の製法に於いて、この除去領
域の形成は、前記第1、第2または第3の工程の後が好
ましい。つまりエッチングの場合、チップが固着された
後では、チップ劣化の恐れがあり、サンドブラストで削
る場合は、チップ固着後では実質的に不可能である。続
いて第3の実施例を図3を参照して説明する。本発明
は、図2とおおよそ同じであり、図に示すように、ケー
ス26の当接領域にも陽極酸化膜を残した点に違いがあ
る。
Further, in the manufacturing method of this embodiment, it is preferable that the removal region is formed after the first, second or third step. That is, in the case of etching, there is a risk of chip deterioration after the chips are fixed, and it is substantially impossible to sand the chips by sandblasting after the chips are fixed. Next, a third embodiment will be described with reference to FIG. The present invention is approximately the same as FIG. 2 and is different in that the anodic oxide film is left in the contact region of the case 26 as shown in the drawing.

【0031】前記第2の実施例と同様にクラックがある
ために接着性が向上することを考え、ケース26の当接
領域にも残して有る。本発明の特徴は、接着樹脂23と
陽極酸化膜22の界面露出部Gをケース26の当接領域
よりも内側に設けたことであり、たとえ矢印Fで示した
部分から湿気かクラックに浸入しても、ケース26の当
接部から一定の間隔だけ離間されているので、またこの
離間部には樹脂27が封止されているので、問題となる
界面露出部Gまで湿気が到達しにくく、素子劣化を防止
できる。また本発明は、ケース26と当接する陽極酸化
膜22の上には、接着樹脂23が取り除かれており、ケ
ースと金属基板は、陽極酸化膜のクラックに入り込んだ
接着材で固定されているので、接着性を向上させること
ができる。
As in the case of the second embodiment, considering that the adhesiveness is improved due to the presence of cracks, it is left in the contact area of the case 26. A feature of the present invention is that the interface exposed portion G between the adhesive resin 23 and the anodic oxide film 22 is provided inside the contact area of the case 26. Even if the portion indicated by the arrow F penetrates into moisture or cracks. However, since it is separated from the abutting portion of the case 26 by a certain distance, and because the resin 27 is sealed in the separated portion, it is difficult for moisture to reach the interface exposed portion G, which is a problem, Element deterioration can be prevented. Further, in the present invention, the adhesive resin 23 is removed from the anodic oxide film 22 that is in contact with the case 26, and the case and the metal substrate are fixed by the adhesive material that has entered the cracks in the anodic oxide film. The adhesiveness can be improved.

【0032】本発明の製法は、第1の工程の後に、接着
樹脂23を選択的に塗布し、除去領域のみを選択的に除
去すればよい。また図2や図3にも適用できることであ
るが、矢印Gの所の陽極酸化膜22と接着樹脂23の端
部はセルフアラインされていなくとも良い。つまり陽極
酸化膜22の端面を接着樹脂23が覆っても良い。次に
第4の実施例を図4を参照しながら説明する。つまりケ
ース26と金属基板の当接部には、図3と異なり接着樹
脂23が残っているものである。本構成は、図3と同様
な効果を有すると同時に、製造方法に於いて簡略化が可
能である。
In the manufacturing method of the present invention, after the first step, the adhesive resin 23 may be selectively applied to selectively remove only the removed region. Although it can be applied to FIGS. 2 and 3, the ends of the anodic oxide film 22 and the adhesive resin 23 at the arrow G may not be self-aligned. That is, the end face of the anodic oxide film 22 may be covered with the adhesive resin 23. Next, a fourth embodiment will be described with reference to FIG. That is, the adhesive resin 23 remains at the contact portion between the case 26 and the metal substrate, unlike in FIG. This structure has the same effect as in FIG. 3 and, at the same time, can be simplified in the manufacturing method.

【0033】つまり第1の工程で金属基板21の両面に
陽極酸化膜を形成し、パターニング無しに全面に接着樹
脂23を塗布し、この後又は第3の工程の後で、除去領
域20のみを一度に除去できる。更に第5の実施例を図
5を参照しながら説明する。本発明は図2と類似してお
り、違いは、接着樹脂23が陽極酸化膜22の端部を覆
いながら金属基板21の端部まで延在されていることで
ある。湿気の入り口Eから接着材28に多量の湿気が浸
入しても、陽極酸化膜の端部は、ケース26の当接領域
から離間し、また集中して有る周辺クラックも除去して
有るので、湿気が陽極酸化膜に到達しにくく、湿気によ
る素子劣化を防止できる。
That is, in the first step, an anodic oxide film is formed on both surfaces of the metal substrate 21, and the adhesive resin 23 is applied to the entire surface without patterning. After this or after the third step, only the removed region 20 is formed. Can be removed at once. Further, a fifth embodiment will be described with reference to FIG. The present invention is similar to FIG. 2 except that the adhesive resin 23 extends to the end of the metal substrate 21 while covering the end of the anodic oxide film 22. Even if a large amount of moisture enters the adhesive 28 from the moisture inlet E, the edge of the anodic oxide film is separated from the contact region of the case 26, and the concentrated peripheral cracks are also removed. It is difficult for moisture to reach the anodic oxide film, and element deterioration due to moisture can be prevented.

【0034】本発明は、前記第1の工程後に、陽極酸化
膜22の除去工程が付加され、接着樹脂は全面に塗布さ
れる。最後に第6の実施例について図6を参照して説明
する。本発明は図4と類似しており、違いは図4の除去
領域20の上にも接着樹脂23が覆われていることにあ
る。効果は図4と同様であり、製法としては前記第1の
工程後に、陽極酸化膜22の除去工程が付加され、接着
樹脂は全面に塗布される。
In the present invention, a step of removing the anodic oxide film 22 is added after the first step, and the adhesive resin is applied to the entire surface. Finally, a sixth embodiment will be described with reference to FIG. The present invention is similar to FIG. 4, with the difference that the adhesive resin 23 is also covered on the removal area 20 of FIG. The effect is similar to that of FIG. 4, and as a manufacturing method, a step of removing the anodic oxide film 22 is added after the first step, and the adhesive resin is applied to the entire surface.

【0035】以上、酸化膜としてAl基板の陽極酸化膜
で説明してきたが、金属基板は酸化膜が形成される材料
であれば、効果の大小はあるが適用できるもので、また
酸化膜は陽極酸化膜以外に、熱酸化膜、蒸着等のデポジ
ーション等でも適用できるものである。
Although the anodic oxide film on the Al substrate has been described above as the oxide film, the metal substrate can be applied to any material with which the oxide film is formed, although the effect is large or small. Other than the oxide film, a thermal oxide film, a deposition such as vapor deposition, and the like can be applied.

【0036】[0036]

【発明の効果】以上の説明から明らかなように、第1に
金属基板の片面のみに陽極酸化膜を設け、陽極酸化膜の
設けられていない他方の面に導電手段や素子を実装する
ことで、陽極酸化膜のクラックが実装面に存在しなくな
るため、ケースと金属基板の間から湿気が浸入しても、
封止樹脂と接着樹脂または接着樹脂と金属基板の間の界
面は従来に比べてパスが入りにくいため、耐湿劣化を大
幅に向上できる。
As is apparent from the above description, first, by providing the anodic oxide film only on one surface of the metal substrate and mounting the conductive means or the element on the other surface where the anodic oxide film is not provided. , Since the crack of the anodic oxide film does not exist on the mounting surface, even if moisture penetrates between the case and the metal substrate,
Since a path is less likely to enter the interface between the sealing resin and the adhesive resin or the adhesive resin and the metal substrate than in the conventional case, the moisture resistance deterioration can be significantly improved.

【0037】また陽極酸化膜が設けられていない他方の
面を用意するのでは無く、第1の工程で両面に陽極酸化
膜を設け、他方の面のみ約1μm程度が残るように削っ
ても前述した効果が得られる。この場合削る工程が増え
るが耐圧は若干向上する。第2にケースと金属基板との
当接領域よりも内側に、陽極酸化膜の取り除いた帯状領
域を設ければ、比較的湿気の浸入しやすい前記当接領域
と陽極酸化膜は離間され、しかもこの離間領域には封止
樹脂又は接着樹脂が埋められるので、湿気の浸入抵抗を
大幅に高めることができる。また陽極酸化膜を全て取り
除くのではなく、約1μm程度残っても同等の効果を有
する。
Further, instead of preparing the other surface on which the anodic oxide film is not provided, even if the anodic oxide film is provided on both surfaces in the first step and the other surface is ground to leave about 1 μm, The effect is achieved. In this case, the number of cutting steps is increased, but the breakdown voltage is slightly improved. Secondly, if the strip-shaped region from which the anodic oxide film is removed is provided inside the contact region between the case and the metal substrate, the contact region and the anodic oxide film, which are relatively susceptible to moisture infiltration, are separated, and Since the sealing resin or the adhesive resin is filled in the separated area, the resistance to infiltration of moisture can be significantly increased. Further, instead of removing all the anodic oxide film, even if about 1 μm remains, the same effect can be obtained.

【0038】第3に、ケースの当接部よりも内側に、接
着樹脂と陽極酸化膜の界面端部を配置させることで、前
述した第2の効果を有するものである。第4に、ケース
との当接領域に陽極酸化膜を残すことで、接着樹脂又は
接着材が表面に発生するクラックに入り込み接着性を向
上させることができる。第5に、金属基板を陽極酸化す
る際に、一方の面のみ陽極酸化するようにすれば、後の
工程で陽極酸化膜の除去工程が不要であり、従来の工程
とほぼ同等で達成できる。
Thirdly, by arranging the interface end portion of the adhesive resin and the anodic oxide film inside the contact portion of the case, the above-described second effect is obtained. Fourthly, by leaving the anodic oxide film in the contact area with the case, the adhesive resin or the adhesive can enter the cracks generated on the surface and improve the adhesiveness. Fifthly, when the metal substrate is anodized, if only one surface is anodized, a step of removing the anodized film in a later step is not necessary, and it can be achieved in almost the same manner as the conventional step.

【0039】第6に、陽極酸化膜の形成工程の後、接着
樹脂の形成後または導電手段を形成した後に陽極酸化膜
の除去工程を付加すれば、後の工程での半導体素子等の
劣化を招くことなく陽極酸化膜を除去できる。
Sixth, if a step of removing the anodic oxide film is added after the step of forming the anodic oxide film, after the formation of the adhesive resin or after forming the conductive means, the deterioration of the semiconductor element or the like in the subsequent step will occur. The anodic oxide film can be removed without inviting.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の混成集積回路装置の断面図であ
る。
FIG. 1 is a sectional view of a first hybrid integrated circuit device of the present invention.

【図2】本発明の第2の混成集積回路装置の断面図であ
る。
FIG. 2 is a sectional view of a second hybrid integrated circuit device of the present invention.

【図3】本発明の第3の混成集積回路装置の断面図であ
る。
FIG. 3 is a sectional view of a third hybrid integrated circuit device of the present invention.

【図4】本発明の第4の混成集積回路装置の断面図であ
る。
FIG. 4 is a sectional view of a fourth hybrid integrated circuit device of the present invention.

【図5】本発明の第5の混成集積回路装置の断面図であ
る。
FIG. 5 is a sectional view of a fifth hybrid integrated circuit device of the present invention.

【図6】本発明の第6の混成集積回路装置の断面図であ
る。
FIG. 6 is a sectional view of a sixth hybrid integrated circuit device of the present invention.

【図7】ケースを説明する図である。FIG. 7 is a diagram illustrating a case.

【図8】ケースを説明する図である。FIG. 8 is a diagram illustrating a case.

【図9】金属基板の平面図である。FIG. 9 is a plan view of a metal substrate.

【図10】金属基板の平面図である。FIG. 10 is a plan view of a metal substrate.

【図11】陽極酸化膜の表面状態を説明した図である。FIG. 11 is a diagram illustrating a surface state of an anodized film.

【図12】クラックの具体図である。FIG. 12 is a concrete view of a crack.

【図13】従来の混成集積回路装置の断面図である。FIG. 13 is a cross-sectional view of a conventional hybrid integrated circuit device.

【符号の説明】[Explanation of symbols]

20 除去領域 21 金属基板 22 陽極酸化膜 23 接着樹脂 24 導電手段 25 半導体素子 26 けーす 27 樹脂 28 接着樹脂 30 配線 31,32 ランド 33 ボンデイングパッド 34 パッド 35 抵抗体 36 金属細線 41 素子配置領域 42 リード配置領域 43,44 仕切り板 20 removal area 21 metal substrate 22 Anodized film 23 Adhesive resin 24 Conductive means 25 Semiconductor element 26 case 27 resin 28 Adhesive resin 30 wiring 31,32 land 33 Bonding Pad 34 pads 35 resistor 36 thin metal wire 41 element placement area 42 Lead placement area 43,44 partition boards

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 23/02 H01L 23/12 H01L 23/28 H01L 25/04 H01L 25/18 ─────────────────────────────────────────────────── ─── Continuation of front page (58) Fields surveyed (Int.Cl. 7 , DB name) H01L 23/02 H01L 23/12 H01L 23/28 H01L 25/04 H01L 25/18

Claims (3)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 両面に陽極酸化膜が形成された金属基板
と、この金属基板上の前記陽極酸化膜上に接着樹脂を介
して貼着された導電手段と、この導電手段と電気的に接
続された半導体素子と、この金属基板を底面とし実質的
に金属基板表面の前記陽極酸化膜と当接して樹脂注入空
間を形成するケースと、前記注入空間に注入された樹脂
とを少なくとも有する混成集積回路装置であり、 前記陽極酸化膜を取り除いた帯状領域を前記ケースと当
接する前記金属基板周辺よりも内側に一周に渡り設け
前記帯状領域に前記樹脂が接着され、前記陽極酸化膜に
発生するクラックから浸入する湿気を前記帯状領域の前
記樹脂で防止することを特徴とした混成集積回路装置。
1. A metal substrate having anodic oxide films formed on both surfaces, a conductive means attached on the anodic oxide film on the metal substrate via an adhesive resin, and electrically connected to the conductive means. A semiconductor integrated device, a case for forming a resin injection space by contacting the anodic oxide film on the surface of the metal substrate with the metal substrate as a bottom surface, and a resin injected into the injection space. A circuit device, wherein the strip-shaped region from which the anodic oxide film has been removed is provided inside the periphery of the metal substrate that abuts the case over the circumference ,
The resin is adhered to the strip-shaped region, and
Moisture that enters from the cracks that occur in front of the strip area
A hybrid integrated circuit device characterized by being prevented by a resin .
【請求項2】 両面に陽極酸化膜が形成された金属基板
と、この金属基板上に接着樹脂を介して貼着された導電
手段と、この導電手段と電気的に接続された半導体素子
と、この金属基板を底面とし実質的に金属基板表面の周
辺と当接して樹脂注入空間を形成するケースと、前記注
入空間に注入された樹脂とを少なくとも有する混成集積
回路装置であり、 前記接着樹脂と前記陽極酸化膜との界面露出部を前記ケ
ースの当接領域よりも内側に設けたことを特徴とした混
成集積回路装置。
2. A metal substrate having anodic oxide films formed on both surfaces, a conductive means attached on the metal substrate via an adhesive resin, and a semiconductor element electrically connected to the conductive means. A hybrid integrated circuit device having at least a case in which a resin injection space is formed by contacting the periphery of the metal substrate with the metal substrate as a bottom surface, and a resin injected into the injection space. A hybrid integrated circuit device, wherein an interface exposed portion with the anodized film is provided inside a contact region of the case.
【請求項3】 両面に陽極酸化膜が形成された金属基板
と、この金属基板上に接着樹脂を介して貼着された導電
手段と、この導電手段と電気的に接続された半導体素子
と、この金属基板を底面とし実質的に金属基板表面の周
辺と当接して樹脂注入空間を形成するケースと、前記注
入空間に注入された樹脂とを少なくとも有する混成集積
回路装置であり、 前記陽極酸化膜は、前記金属基板周辺から前記半導体素
子の配置領域まで実質的に連通したクラックを有し、 前記接着樹脂と前記陽極酸化膜との界面露出部を前記ケ
ースの当接領域よりも内側に設けたことを特徴とした混
成集積回路装置。
3. A metal substrate having anodic oxide films formed on both sides, conductive means attached to the metal substrate via an adhesive resin, and a semiconductor element electrically connected to the conductive means. A hybrid integrated circuit device having at least a case in which a resin injection space is formed by making the metal substrate a bottom surface and substantially abutting the periphery of the surface of the metal substrate, and a resin injected into the injection space. Has a crack substantially communicating from the periphery of the metal substrate to a region where the semiconductor element is arranged, and an interface exposed portion between the adhesive resin and the anodized film is provided inside a contact region of the case. A hybrid integrated circuit device characterized by the above.
JP25841594A 1994-10-24 1994-10-24 Hybrid integrated circuit device and method of manufacturing the same Expired - Fee Related JP3369751B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25841594A JP3369751B2 (en) 1994-10-24 1994-10-24 Hybrid integrated circuit device and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25841594A JP3369751B2 (en) 1994-10-24 1994-10-24 Hybrid integrated circuit device and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH08125054A JPH08125054A (en) 1996-05-17
JP3369751B2 true JP3369751B2 (en) 2003-01-20

Family

ID=17319913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25841594A Expired - Fee Related JP3369751B2 (en) 1994-10-24 1994-10-24 Hybrid integrated circuit device and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP3369751B2 (en)

Also Published As

Publication number Publication date
JPH08125054A (en) 1996-05-17

Similar Documents

Publication Publication Date Title
US5874784A (en) Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process therefor
US5683942A (en) Method for manufacturing bump leaded film carrier type semiconductor device
JP5141076B2 (en) Semiconductor device
US5633529A (en) Resin sealing type semiconductor device and method of making the same
JP4967701B2 (en) Power semiconductor device
JP2698278B2 (en) Hybrid integrated circuit device
JP2770820B2 (en) Semiconductor device mounting structure
TW200532750A (en) Circuit device and method for making same
JP3369751B2 (en) Hybrid integrated circuit device and method of manufacturing the same
JP3448369B2 (en) Hybrid integrated circuit device
JPH104167A (en) Semiconductor device
JP2756791B2 (en) Resin-sealed semiconductor device
JPS60180147A (en) Semiconductor device
JP2735920B2 (en) Inverter device
JP4454422B2 (en) Lead frame
JP3147189B2 (en) Lead frame and manufacturing method thereof
JP3203176B2 (en) Hybrid integrated circuit device and method of manufacturing the same
JP3382516B2 (en) Semiconductor package
JP3057194B2 (en) Semiconductor package manufacturing method
JP2975783B2 (en) Lead frame and semiconductor device
JP3096510B2 (en) Hybrid integrated circuit device
JP3609542B2 (en) Semiconductor device
JPH08236663A (en) Hybrid integrated circuit
JPH02172245A (en) Semiconductor device
JP3667846B2 (en) Method for manufacturing hybrid integrated circuit device

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees