JP3307270B2 - Manufacturing method of multilayer electronic component - Google Patents
Manufacturing method of multilayer electronic componentInfo
- Publication number
- JP3307270B2 JP3307270B2 JP11696197A JP11696197A JP3307270B2 JP 3307270 B2 JP3307270 B2 JP 3307270B2 JP 11696197 A JP11696197 A JP 11696197A JP 11696197 A JP11696197 A JP 11696197A JP 3307270 B2 JP3307270 B2 JP 3307270B2
- Authority
- JP
- Japan
- Prior art keywords
- face
- laminate
- exposed
- electrode
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Ceramic Capacitors (AREA)
- Manufacturing Cores, Coils, And Magnets (AREA)
- Coils Or Transformers For Communication (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明は、チップコンデン
サ、チップインダクタ等の積層型電子部品の製造方法に
関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a multilayer electronic component such as a chip capacitor and a chip inductor.
【0002】[0002]
【従来の技術】図7に従来の積層型電子部品の一例を示
す。この図7は積層体1に外部電極を設ける直前を図示
したもので、積層体1の両端面には内部電極の引出し部
5a,5aが露出し、両側面には内部電極の一部5b,
5bが露出している。内部電極の一部5bは積層体1を
マザーブロックから切り出すとき、連続体としてマザー
シート上に形成されている内部電極のカット面として露
出した部分である。完成品とするには、この露出部5b
を絶縁材によって被覆する必要がある。2. Description of the Related Art FIG. 7 shows an example of a conventional multilayer electronic component. FIG. 7 shows a state immediately before the external electrodes are provided on the multilayer body 1. The lead-out portions 5a, 5a of the internal electrodes are exposed on both end surfaces of the multilayer body 1, and portions 5b,
5b is exposed. A portion 5b of the internal electrode is a portion exposed as a cut surface of the internal electrode formed on the mother sheet as a continuous body when the laminate 1 is cut from the mother block. To make it a finished product,
Must be covered with an insulating material.
【0003】絶縁被覆の一例として考えられるのは、図
8に示すように、マザーブロック3を幅Wで切断し、切
断部分にセラミックスラリ4を流し込み、乾燥後に再度
切断して絶縁層4aとする方法である。いまひとつの例
は、図9に示すように、内部電極5の露出部5bをエッ
チング液で溶かして除去し、積層体1の側面にギャップ
Gを設けて絶縁性を確保する方法である。As an example of an insulating coating, as shown in FIG. 8, a mother block 3 is cut at a width W, a ceramic slurry 4 is poured into the cut portion, and after drying, cut again to form an insulating layer 4a. Is the way. Another example is a method of dissolving and removing the exposed portion 5b of the internal electrode 5 with an etchant as shown in FIG. 9, and providing a gap G on the side surface of the multilayer body 1 to secure insulation.
【0004】[0004]
【発明が解決しようとする課題】しかしながら、図8に
示した方法では、ダイサーによる切断工程を1ユニット
に対して2回行う必要がある。ダイシングは位置合わせ
等が手間であり、余分なダイシングは避けることが好ま
しい。また、図9に示した方法では、エッチング液によ
って積層体1や内部電極5にダメージを与え、製品の信
頼性に問題が残る。However, in the method shown in FIG. 8, it is necessary to perform the cutting step by the dicer twice for one unit. Dicing is troublesome in positioning and the like, and it is preferable to avoid extra dicing. Further, in the method shown in FIG. 9, the laminate 1 and the internal electrodes 5 are damaged by the etchant, and a problem remains in the reliability of the product.
【0005】そこで、本発明の目的は、積層体の側面に
露出した内部電極の一部を簡単な工程で絶縁被覆するこ
とのできる積層電子部品の製造方法を提供することにあ
る。It is an object of the present invention to provide a method for manufacturing a laminated electronic component that can partially insulate an internal electrode exposed on a side surface of a laminate by a simple process.
【0006】[0006]
【課題を解決するための手段と作用】以上の目的を達成
するため、本発明は、積層体の両端面に内部電極の引出
し部が露出し、少なくとも一側面に内部電極の一部が露
出している積層型電子部品の製造方法において、前記積
層体の第1の端面及び側面の一部を絶縁ペーストに浸漬
し、第1の端面に付着した絶縁ペーストを除去し、か
つ、該第1の端面に外部電極を設け、さらに、積層体の
第2の端面及び側面の残りの一部を絶縁ペーストに浸漬
し、第2の端面に付着した絶縁ペーストを除去し、か
つ、該第2の端面に外部電極を設け、前記2回の浸漬に
よって積層体の少なくとも一側面に露出している内部電
極の一部が絶縁被覆されることを特徴とする。In order to achieve the above-mentioned object, the present invention provides a method for manufacturing a semiconductor device in which a lead-out portion of an internal electrode is exposed on both end surfaces of a laminate, and a part of the internal electrode is exposed on at least one side surface. In the method for manufacturing a laminated electronic component, the first end face and a part of the side face of the laminate are immersed in an insulating paste to remove the insulating paste attached to the first end face, and An external electrode is provided on the end face, and the remaining part of the second end face and the side face of the laminate is immersed in an insulating paste to remove the insulating paste adhered to the second end face; The external electrode is provided on the
Therefore, the internal electrodes exposed on at least one side of the laminate
Some of the poles, characterized in Rukoto the insulating coating.
【0007】本発明に係る製造方法においては、内部電
極を内蔵した積層体をマザーブロックから1ユニットご
とに切り出した状態で、2工程に分けて絶縁ペーストに
浸漬し、各端面に付着した絶縁ペーストを除去して外部
電極を設けるという一連の工程で積層体の周囲に絶縁皮
膜が形成され、内部電極の側面露出部分が絶縁処理され
る。絶縁ペーストとしては、例えば、積層体と同じセラ
ミック材料、ガラス系セラミック材料、樹脂材料もしく
はガラス単体を主成分とし、樹脂成分を混入してペース
ト状にしたものが使用できる。In the manufacturing method according to the present invention, the laminated body including the internal electrodes is cut out of the mother block for each unit, and the laminated body is immersed in the insulating paste in two steps, and the insulating paste adhered to each end face is separated. The insulating film is formed around the laminated body in a series of steps of providing the external electrodes by removing the external electrodes, and the exposed side surfaces of the internal electrodes are insulated. As the insulating paste, for example, a paste in which the same ceramic material, glass-based ceramic material, resin material, or glass alone as the laminated body is used as a main component, and a resin component is mixed to form a paste can be used.
【0008】[0008]
【発明の実施の形態】以下、本発明に係る積層型電子部
品の製造方法の実施形態について添付図面を参照して説
明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of a method for manufacturing a multilayer electronic component according to the present invention will be described below with reference to the accompanying drawings.
【0009】(第1実施形態、図1〜図4参照)図1は
本発明方法に係るチップコイル10を示し、(A)は内
部電極を内蔵した積層体11をマザーブロックから切り
出した状態を示し、(B)は積層体11の両端部に外部
電極17を設けると共に、側面及び表裏面に絶縁皮膜1
8を設けた状態(完成品)を示す。図1(A)におい
て、積層体11の両端面12a,12bには内部電極の
引出し部15a,15bが露出し、両側面12c,12
cには内部電極の一部15c,15cが露出している。FIG. 1 shows a chip coil 10 according to a method of the present invention, and FIG. 1A shows a state in which a laminated body 11 containing internal electrodes is cut out from a mother block. (B) shows that the external electrodes 17 are provided at both ends of the laminated body 11 and the insulating film 1 is formed on the side and front and back surfaces.
8 shows a state (finished product) where 8 is provided. In FIG. 1A, the lead-out portions 15a, 15b of the internal electrode are exposed at both end surfaces 12a, 12b of the laminated body 11, and both side surfaces 12c, 12b are exposed.
A part 15c of the internal electrode is exposed at c.
【0010】図2、図3は内部電極15のパターンを示
す。内部電極15は螺旋状のコイルを形成するためのも
ので、セラミックグリーンシート上に形成された図2
(A),(B)に示す2種類の半円弧状パターンからな
り、1枚ずつ交互に積層されて、一点鎖線X,Yによっ
て1ユニットに切り出される。符号16はビアホールで
あり、電極材料によって充填され、積層されたときに上
下のパターンを螺旋状に連続させる。このビアホール1
6が一点鎖線Yでカットされると積層体11の側面12
cに一部15cとして露出することになる。FIGS. 2 and 3 show patterns of the internal electrode 15. FIG. The internal electrode 15 is for forming a spiral coil, and is formed on a ceramic green sheet as shown in FIG.
It is composed of two types of semicircular patterns shown in FIGS. 1A and 1B, and is stacked alternately one by one and cut out into one unit by dashed lines X and Y. Reference numeral 16 denotes a via hole, which is filled with an electrode material and, when stacked, makes the upper and lower patterns spirally continuous. This beer hole 1
6 is cut along the alternate long and short dash line Y, the side surface 12 of the laminate 11 is cut.
c is exposed as part 15c.
【0011】図3(A)は引出し部15aを有するコイ
ルの一端を形成する電極パターンを示し、図3(B)は
引出し部15bを有するコイルの他端を形成する電極パ
ターンを示す。即ち、積層体11は、無地の保護シート
上に図3(A)に示す電極パターンを有するシートを積
層し、その上に図2(A),(B)に示す電極パターン
を有するシートを複数枚積層し、さらに図3(B)に示
す電極パターンを有するシートを積層し、かつ、無地の
保護シートを積層し、一点鎖線X,Yにてダイシングで
カットしたものである。シートの積層体をカットする場
合、その積層体は焼結されていてもよいが、未焼結のも
のでもよい。FIG. 3A shows an electrode pattern forming one end of a coil having a lead portion 15a, and FIG. 3B shows an electrode pattern forming the other end of the coil having a lead portion 15b. That is, in the laminate 11, a sheet having the electrode pattern shown in FIG. 3A is laminated on a plain protective sheet, and a plurality of sheets having the electrode pattern shown in FIG. 2A and FIG. 3B, a sheet having the electrode pattern shown in FIG. 3B is further laminated, and a plain protective sheet is laminated, and cut by dicing along dashed lines X and Y. When cutting the laminate of sheets, the laminate may be sintered, but may be unsintered.
【0012】次に、前記積層体11に対して外部電極1
7と絶縁皮膜18を塗布する工程について図4を参照し
て説明する。まず、保持体21に積層体11の第2の端
面12b側を保持させ(図4(A)参照)、絶縁ペース
ト18’上に搬送し、絶縁ペースト18’に約半分を浸
漬し(図4(B)参照)、引き上げる(図4(C)参
照)。このとき、絶縁ペースト18’は積層体11の第
1の端面12aを含む約下半分に付着する。絶縁ペース
ト18’としては、例えば、積層体11と同じセラミッ
ク材料、ガラス系セラミック材料、樹脂材料もしくはガ
ラス単体を主成分とし、樹脂成分を混入してペースト状
にしたものが使用される。Next, the external electrode 1 is
The step of applying the insulating film 7 and the insulating film 18 will be described with reference to FIG. First, the holding body 21 holds the second end surface 12b side of the laminated body 11 (see FIG. 4A), is conveyed onto the insulating paste 18 ′, and is immersed about half in the insulating paste 18 ′ (FIG. 4). (See FIG. 4B) and pull up (see FIG. 4C). At this time, the insulating paste 18 'adheres to the lower half including the first end face 12a of the multilayer body 11. As the insulating paste 18 ′, for example, a paste formed by using the same ceramic material, glass-based ceramic material, resin material, or glass alone as the laminate 11 as a main component and mixing a resin component to form a paste is used.
【0013】次に、前記積層体11の第1の端面12a
を例えば濾紙のような台盤22上に押し当てて上方に引
き離し乾燥させる(図4(D),(E)参照)。これに
て、第1の端面12aから絶縁ペースト18’が転写あ
るいは吸い取られることになる。なお、台盤22の材質
はいかなるものでもよく、絶縁ペースト18’が、これ
も前記の転写や吸い取りに限らず、除去できるものなら
何でもよい。次に、第1の端面12aを電極ペースト1
7’に浸漬する(図4(F)参照)。電極ペースト1
7’は所定の厚みにスキージされており、積層体11を
引き上げることで第1の端面12a及びその周囲に電極
ペースト17’が付着する(図4(G)参照)。Next, the first end face 12a of the laminate 11
Is pressed against a base plate 22 such as a filter paper to be pulled upward and dried (see FIGS. 4D and 4E). As a result, the insulating paste 18 'is transferred or sucked from the first end face 12a. The material of the base 22 may be any material, and the insulating paste 18 'is not limited to the above-described transfer and blotting, but may be any material that can be removed. Next, the first end face 12a is
7 '(see FIG. 4 (F)). Electrode paste 1
The squeegee 7 'is squeezed to a predetermined thickness, and the electrode paste 17' adheres to the first end face 12a and the periphery thereof by pulling up the laminate 11 (see FIG. 4G).
【0014】次に、電極ペースト17’を乾燥させ、積
層体11を上下反転させて再度前記(A)〜(G)の工
程を繰り返す。電極ペースト17’は内部電極の引出し
部15a,15bと電気的に接続した外部電極17とな
り、絶縁ペースト18’は内部電極の側面露出部15c
を被覆する絶縁皮膜18となる。Next, the electrode paste 17 'is dried, the laminate 11 is turned upside down, and the steps (A) to (G) are repeated again. The electrode paste 17 'becomes the external electrode 17 electrically connected to the lead portions 15a and 15b of the internal electrode, and the insulating paste 18' becomes the side exposed portion 15c of the internal electrode.
Becomes an insulating film 18 covering the metal.
【0015】以上の製造方法によれば、ダイシング工程
を増加する必要なく、積層体11に簡単に絶縁皮膜を形
成することができる。しかも、エッチング液を使用する
ことはないので、積層体や内部電極が劣化することもな
い。According to the above manufacturing method, an insulating film can be easily formed on the laminate 11 without increasing the number of dicing steps. In addition, since no etchant is used, the laminated body and the internal electrodes do not deteriorate.
【0016】(第2実施形態、図5、図6参照)図5は
本発明方法に係るチップコンデンサ30を示し,(A)
は内部電極を内蔵した積層体31をマザーブロックから
切り出した状態を示し、(B)は積層体31の両端部に
外部電極37を設けると共に、側面及び表裏面に絶縁皮
膜38を設けた状態(完成品)を示す。図5(A)にお
いて、積層体31の両端面32a,32bには内部電極
の引出し部35a,35bが露出し、両側面32c,3
2cには内部電極の一部35c,35cが露出してい
る。FIG. 5 shows a chip capacitor 30 according to the method of the present invention.
Shows a state in which the laminated body 31 containing the internal electrodes is cut out of the mother block, and FIG. 4B shows a state in which the external electrodes 37 are provided at both ends of the laminated body 31 and the insulating films 38 are provided on the side surfaces and the front and rear surfaces ( (Finished product). In FIG. 5A, the lead-out portions 35a, 35b of the internal electrode are exposed at both end surfaces 32a, 32b of the multilayer body 31, and both side surfaces 32c, 3b are exposed.
In 2c, portions 35c of the internal electrode are exposed.
【0017】図6は積層体31を分解したものであり、
上下の保護シート31a,31dの間に、引出し部35
bを有する内部(容量)電極35を形成したシート31
b及び引出し部35aを有する内部(容量)電極35を
形成したシート31cが積層される。図6は1ユニット
の積層体を示しているが、実際上は幅広いマザーシート
上に内部電極35を連続的に印刷し、積層して焼結する
前あるいは後に切り出す。内部電極35の一部35cは
カット面として積層体31の側面32cに露出した状態
となる。FIG. 6 is an exploded view of the laminate 31.
A drawer 35 is provided between the upper and lower protective sheets 31a, 31d.
31 on which the internal (capacitance) electrode 35 having the electrode b is formed
The sheet 31c on which the internal (capacitance) electrode 35 having the “b” and the lead portion 35a is formed is stacked. FIG. 6 shows a laminated body of one unit, but in practice, the internal electrodes 35 are continuously printed on a wide mother sheet and cut out before or after laminating and sintering. A portion 35c of the internal electrode 35 is exposed on the side surface 32c of the multilayer body 31 as a cut surface.
【0018】この積層体31に対して絶縁皮膜38及び
外部電極37を設ける工程は前記図4(A)〜(G)に
示したとおりであり、外部電極37は引出し部35a,
35bと電気的に接続し、絶縁皮膜38は側面露出部3
5cを被覆する。The process of providing the insulating film 38 and the external electrode 37 on the laminate 31 is as shown in FIGS. 4A to 4G, and the external electrode 37 is connected to the lead portions 35a,
35b, and the insulating film 38 is exposed to the side exposed portion 3
5c.
【0019】(他の実施形態)なお、本発明に係る積層
型電子部品の製造方法は前記実施形態に限定するもので
はなく、その要旨の範囲内で種々に変更することができ
る。(Other Embodiments) The method for manufacturing a multilayer electronic component according to the present invention is not limited to the above-described embodiment, but can be variously modified within the scope of the invention.
【0020】例えば、本願発明方法は、チップコイルや
チップコンデンサ以外に、インダクタやLC複合チップ
部品等種々の積層型電子部品に幅広く適用可能である。For example, the method of the present invention can be widely applied to various laminated electronic components such as inductors and LC composite chip components in addition to chip coils and chip capacitors.
【0021】あるいは、本発明を積層体の外装材として
ペーストを塗布するために用いることもできる。Alternatively, the present invention can be used for applying a paste as an exterior material of a laminate.
【0022】[0022]
【発明の効果】以上の説明で明らかなように、本発明に
よれば、まず、積層体の第1の端面及び側面の一部を絶
縁ペーストに浸漬した後、第1の端面に付着した絶縁ペ
ーストを除去して外部電極を設け、さらに、第2の端面
及び側面の残りの一部を絶縁ペーストに浸漬した後、第
2の端面に付着した絶縁ペーストを除去して外部電極を
設け、前記2回の浸漬によって積層体の少なくとも一側
面に露出している内部電極の一部が絶縁被覆されるよう
にしたため、積層体の表面に外部電極の形成工程と並行
しつつ絶縁皮膜を形成することができ、積層体の側面に
露出した内部電極の一部の絶縁性を確保することができ
る。As is apparent from the above description, according to the present invention, first, the first end face and part of the side face of the laminate are immersed in the insulating paste, and then the insulating material adhered to the first end face is obtained. The paste is removed to provide an external electrode, and a second end face is further provided.
And immersing the remaining part of the side surface in the insulating paste, removing the insulating paste attached to the second end surface, providing an external electrode, and performing the immersion twice to at least one side of the laminate.
A part of the internal electrodes exposed to the surface is to be an insulating coating, and step and concurrent formation of the external electrodes while it is possible to form an insulating film on the surface of the laminate, exposed in the side face of the stack Insulation of a part of the internal electrode thus formed can be ensured.
【図1】本発明の製造方法の対象となるチップコイルを
示し、(A)はマザーブロックから切り出された状態の
積層体の斜視図、(B)は完成品の斜視図。1A and 1B show a chip coil which is a target of a manufacturing method of the present invention, wherein FIG. 1A is a perspective view of a laminate cut out from a mother block, and FIG. 1B is a perspective view of a completed product.
【図2】前記積層体を構成するシート上に形成された電
極パターンを示す平面図。FIG. 2 is a plan view showing an electrode pattern formed on a sheet constituting the laminate.
【図3】前記積層体を構成するシート上に形成された他
の電極パターンを示す平面図。FIG. 3 is a plan view showing another electrode pattern formed on a sheet constituting the laminate.
【図4】本発明の製造方法の一例である工程説明図。FIG. 4 is a process explanatory view which is an example of the production method of the present invention.
【図5】本発明の製造方法の対象となるチップコンデン
サを示し、(A)はマザーブロックから切り出された状
態の積層体の斜視図、(B)は完成品の斜視図。5A and 5B show a chip capacitor that is a target of the manufacturing method of the present invention, wherein FIG. 5A is a perspective view of a laminate cut out from a mother block, and FIG. 5B is a perspective view of a completed product.
【図6】図5に示した積層体の分解斜視図。FIG. 6 is an exploded perspective view of the laminate shown in FIG.
【図7】従来の積層型電子部品を示す斜視図。FIG. 7 is a perspective view showing a conventional multilayer electronic component.
【図8】本発明の先行技術として検討された絶縁層形成
方法を説明する斜視図。FIG. 8 is a perspective view illustrating a method of forming an insulating layer studied as a prior art of the present invention.
【図9】本発明の先行技術として検討されたエッチング
法の説明用断面図。FIG. 9 is a sectional view for explaining an etching method studied as a prior art of the present invention.
11,31…積層体 12a,32a…第1の端面 12b,32b…第2の端面 12c,32c…側面 15,35…内部電極 15a,15b,35a,35b…引出し部 15c,35c…露出部 17,37…外部電極 18,38…絶縁皮膜 11, 31 ... laminated body 12a, 32a ... first end face 12b, 32b ... second end face 12c, 32c ... side face 15, 35 ... internal electrode 15a, 15b, 35a, 35b ... lead-out part 15c, 35c ... exposed part 17 , 37 ... external electrode 18, 38 ... insulating film
Claims (2)
露出し、少なくとも一側面に内部電極の一部が露出して
いる積層型電子部品の製造方法において、 前記積層体の第1の端面及び側面の一部を絶縁ペースト
に浸漬し、 前記第1の端面に付着した絶縁ペーストを除去し、 前記第1の端面に外部電極を設け、 前記積層体の第2の端面及び側面の残りの一部を絶縁ペ
ーストに浸漬し、 前記第2の端面に付着した絶縁ペーストを除去し、 前記第2の端面に外部電極を設け、 前記2回の浸漬によって積層体の少なくとも一側面に露
出している内部電極の一部が絶縁被覆されること、 を特徴とする積層型電子部品の製造方法。1. A method of manufacturing a multilayer electronic component in which lead-out portions of internal electrodes are exposed on both end surfaces of the laminate, and a part of the internal electrodes is exposed on at least one side surface, wherein: Part of the end face and side face is immersed in insulating paste, the insulating paste adhered to the first end face is removed, an external electrode is provided on the first end face, and the remaining second end face and side face of the laminate are provided. some were immersed in an insulating paste, the insulating paste was removed adhered to the second end surface, the external electrodes are provided on said second end surface, dew on at least one side surface of the laminate by immersion of the two
A method of manufacturing a laminated electronic component, wherein a part of the exposed internal electrode is coated with an insulating material .
た絶縁ペーストを除去する工程は、該絶縁ペーストが乾
燥する前に行われることを特徴とする請求項1記載の積
層型電子部品の製造方法。 2. The apparatus according to claim 1, wherein said first and second end faces are attached to said first end face and said second end face.
The step of removing the insulating paste is performed by drying the insulating paste.
2. The product according to claim 1, wherein the drying is performed before drying.
Manufacturing method of layered electronic components.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11696197A JP3307270B2 (en) | 1997-05-07 | 1997-05-07 | Manufacturing method of multilayer electronic component |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11696197A JP3307270B2 (en) | 1997-05-07 | 1997-05-07 | Manufacturing method of multilayer electronic component |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH10308322A JPH10308322A (en) | 1998-11-17 |
JP3307270B2 true JP3307270B2 (en) | 2002-07-24 |
Family
ID=14700036
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11696197A Expired - Fee Related JP3307270B2 (en) | 1997-05-07 | 1997-05-07 | Manufacturing method of multilayer electronic component |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3307270B2 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001313212A (en) * | 2000-04-28 | 2001-11-09 | Murata Mfg Co Ltd | Laminated coil and its manufacturing method |
KR100558448B1 (en) | 2003-12-05 | 2006-03-10 | 삼성전기주식회사 | Method for Producing Multi Layer Ceramic Capacitor |
KR101463125B1 (en) | 2009-12-11 | 2014-11-20 | 가부시키가이샤 무라타 세이사쿠쇼 | Laminated ceramic capacitor |
KR101379874B1 (en) | 2009-12-11 | 2014-04-01 | 가부시키가이샤 무라타 세이사쿠쇼 | Lamination type ceramic electronic part |
KR101533411B1 (en) | 2009-12-11 | 2015-07-03 | 가부시키가이샤 무라타 세이사쿠쇼 | Lamination type ceramic electronic part |
CN102652342B (en) | 2009-12-11 | 2016-08-03 | 株式会社村田制作所 | Laminated ceramic capacitor |
CN102412060B (en) * | 2011-10-12 | 2013-01-09 | 珠海南方华力通特种变压器有限公司 | Method for protecting conductive lead-out bar in insulated paint immersing process |
CN104380402A (en) * | 2012-07-20 | 2015-02-25 | 株式会社村田制作所 | Method for manufacturing laminated coil component |
US20150021082A1 (en) * | 2013-07-17 | 2015-01-22 | Samsung Electro-Mechanics Co., Ltd. | Multilayer ceramic capacitor and board having the same |
JP2022055671A (en) * | 2020-09-29 | 2022-04-08 | Tdk株式会社 | Coil component |
-
1997
- 1997-05-07 JP JP11696197A patent/JP3307270B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH10308322A (en) | 1998-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI234172B (en) | Inductance element, laminated electronic component, laminated electronic component module and method for producing these element, component and module | |
JP4010920B2 (en) | Inductive element manufacturing method | |
EP1067568A1 (en) | Lamination type coil component and method of producing the same | |
JP3307270B2 (en) | Manufacturing method of multilayer electronic component | |
JP2002015939A (en) | Multilayered electronic component and its manufacturing method | |
JP3554784B2 (en) | Multilayer ceramic electronic component and method of manufacturing the same | |
JP2005044952A (en) | Common mode choke coil and manufacturing method thereof, and common mode choke coil array | |
JP3933844B2 (en) | Manufacturing method of multilayer ceramic electronic component | |
JPH04242911A (en) | Manufacture of electronic parts | |
JP2000331858A (en) | Laminated part with built-in inductor, and manufacture thereof | |
JP2946261B2 (en) | Manufacturing method of laminated electronic components | |
JP2005019921A (en) | Method for forming external electrode, and electronic component | |
JPH0714745A (en) | Production of multilayer ceramic electronic component | |
JP2002305123A (en) | Method of manufacturing monolithic ceramic electronic component, and method of manufacturing laminated inductor | |
JP3070375B2 (en) | Electronic component manufacturing method | |
JP2909122B2 (en) | Laminated composite parts | |
JP3106153B2 (en) | Manufacturing method of LC filter | |
JP2001110662A (en) | Laminated parts with built-in inductor and manufacturing method thereof | |
JP3111226B2 (en) | Manufacturing method of laminated chip type parts | |
JPH11288832A (en) | Laminated inductor component and manufacture thereof | |
JP2003282327A (en) | Laminated ceramic chip component and its manufacturing method | |
JP2004128153A (en) | Laminated electronic part, laminated electronic part module and manufacturing method therefor | |
JP2003234231A5 (en) | ||
JP2005086056A (en) | Lamination chip forming member and method for manufacturing lamination chip electronic component | |
JPH07235441A (en) | Manufacture of laminated electronic parts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |