JP3051617B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JP3051617B2 JP3051617B2 JP5264517A JP26451793A JP3051617B2 JP 3051617 B2 JP3051617 B2 JP 3051617B2 JP 5264517 A JP5264517 A JP 5264517A JP 26451793 A JP26451793 A JP 26451793A JP 3051617 B2 JP3051617 B2 JP 3051617B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- semiconductor element
- metal projection
- wiring
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
- H10W72/01204—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using temporary auxiliary members, e.g. using sacrificial coatings or handle substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
Landscapes
- Wire Bonding (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は、半導体素子の電極と配
線基板の電極とを金属突起を介して接続するようにした
半導体装置の製造方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device in which electrodes of a semiconductor element and electrodes of a wiring board are connected via metal projections.
【0002】[0002]
【従来の技術】近年、半導体素子を多数個搭載した電子
機器が急増してきている。例えば、メモリーカード,液
晶やELディスプレイ等があり、これらはいずれも複数
個のLSIチップを一定面積を有する基板上に高密度に
しかも薄型に搭載しなければならない。このようにLS
Iチップを高密度に実装する有効な手段としてマイクロ
バンプボンディング方式(以下MBB方式と呼称す
る。)がある。この方式はLSIチップのAl電極上に
形成された金属突起電極と配線基板の配線の電極とを加
圧しながら光硬化性の絶縁樹脂で接着,接続する方式で
あり、樹脂の収縮力のみで両者の電極同士を電気的に接
続している。この方式では、上述のごとく、LSIチッ
プのAl電極上に金属突起を直接形成する必要があり、
この金属突起を直接形成する方法として、従来は、LS
IチップのAl電極上にCr−CuやTi−Pd等のバ
リヤメタルと呼ばれる多層金属膜を形成し、この上に電
解めっき法でバンプと呼ばれる金属突起を形成する方法
で行なっていた。しかし、このようにLSIチップのA
l電極上に直接金属突起を形成するのには、多数の蒸着
工程やフォトリソ工程、エッチィング工程が必要とな
る。このため、これらの工程の途中においてLSIチッ
プに損傷を与え、歩留まりを低下させる原因になった
り、全体的に実装コストを高くするばかりか信頼性をも
低下させるものであった。さらには、予めこの金属突起
が形成されたLSIチップを入手するのが困難であり、
非常に汎用性に欠けるといった欠点があった。2. Description of the Related Art In recent years, electronic devices equipped with a large number of semiconductor elements have been rapidly increasing. For example, there are a memory card, a liquid crystal display, an EL display, and the like, all of which require a plurality of LSI chips to be mounted on a substrate having a fixed area at a high density and a low thickness. Thus LS
As an effective means for mounting I chips at high density, there is a micro bump bonding method (hereinafter referred to as MBB method). In this method, a metal projection electrode formed on an Al electrode of an LSI chip and a wiring electrode of a wiring board are bonded and connected with a photocurable insulating resin while applying pressure. Are electrically connected to each other. In this method, as described above, it is necessary to directly form a metal projection on the Al electrode of the LSI chip.
Conventionally, as a method of directly forming the metal projection, LS
A multilayer metal film called a barrier metal such as Cr-Cu or Ti-Pd is formed on the Al electrode of the I chip, and a metal projection called a bump is formed on the multilayer metal film by electrolytic plating. However, the A of the LSI chip
In order to form a metal projection directly on an electrode, a number of deposition steps, photolithography steps, and etching steps are required. For this reason, the LSI chip is damaged in the course of these steps, which causes a reduction in yield, and not only increases the mounting cost as a whole, but also lowers the reliability. Furthermore, it is difficult to obtain an LSI chip in which the metal protrusions are formed in advance,
There was a drawback that it lacked versatility.
【0003】そこで、上記不具合を解消する方法とし
て、例えば特公平2−7180号公報に開示されるよう
に、他の基板上に形成された金属突起を、転写法により
LSIチップのAl電極に転写・接合する方法がある。In order to solve the above problem, as disclosed in Japanese Patent Publication No. 2-7180, for example, a metal projection formed on another substrate is transferred to an Al electrode of an LSI chip by a transfer method.・ There is a joining method.
【0004】以下、上記MBB方式の工程と併せてこの
工程について、図5(a)〜(g)に基づき説明する。
図5(a)〜(g)は、上記従来の公報の製造工程にお
ける状態の変化を示す断面図である。まず、同図(a)
に示すように、Auで構成される金属突起22を備えた
金属突起用基板21を準備する。この金属突起22は、
主として電解メッキ法により金属突起用基板21上に形
成されたものである。そして、半導体素子23を金属突
起用基板21の上方に設置し、半導体素子23のAl電
極24と金属突起22とを位置合わせする。Hereinafter, this step, together with the step of the MBB method, will be described with reference to FIGS.
FIGS. 5A to 5G are cross-sectional views showing changes in the state in the manufacturing process of the above-mentioned conventional publication. First, FIG.
As shown in (1), a metal projection substrate 21 having a metal projection 22 made of Au is prepared. This metal projection 22
It is mainly formed on the metal projection substrate 21 by the electrolytic plating method. Then, the semiconductor element 23 is placed above the metal projection substrate 21, and the Al electrode 24 of the semiconductor element 23 and the metal projection 22 are aligned.
【0005】次に、同図(b)に示すように、金属突起
22とAl電極24とを接触させた状態で、半導体素子
23の裏面からボンディングツール25によって加圧、
加熱する。この加圧、加熱により、図6(a)に示すご
とく、金属突起22とAl電極24との間に合金層32
が生じ、金属突起22はAl電極24に接合される。こ
のとき、温度は約380〜460℃、圧力は1金属突起
当り7〜10g、時間は1sec程度である。ここで、
金属突起22とAl電極24との界面層には、わずかの
Au−Al合金層32が形成されている。すなわち、金
属突起22の形状や大きさを形成時の状態からあまり大
きく変化させないように、できる限り小さな圧力,低い
温度,短い時間で、加圧・加熱を行っているからであ
る。Next, as shown in FIG. 1B, the metal tool 22 and the Al electrode 24 are brought into contact with each other, and a pressure is applied from the back surface of the semiconductor element 23 by a bonding tool 25.
Heat. By this pressurizing and heating, as shown in FIG. 6A, the alloy layer 32 is placed between the metal projection 22 and the Al electrode 24.
Occurs, and the metal protrusion 22 is bonded to the Al electrode 24. At this time, the temperature is about 380 to 460 ° C., the pressure is 7 to 10 g per metal projection, and the time is about 1 sec. here,
A slight Au-Al alloy layer 32 is formed on the interface layer between the metal protrusion 22 and the Al electrode 24. That is, pressurization and heating are performed with as little pressure, low temperature, and short time as possible so as not to change the shape and size of the metal projection 22 from the state at the time of formation.
【0006】そして、同図(c)に示すように、ボンデ
ィングツール25に形成されている真空吸着孔26を介
して真空ポンプ(図示せず)によって半導体素子23を
吸着しながら、ボンディングツール25を上方に持ち上
げると、金属突起22は金属突起用基板21から引き剥
がされ、Al電極24に転写される。Then, as shown in FIG. 1C, the bonding tool 25 is held while the semiconductor element 23 is sucked by a vacuum pump (not shown) through a vacuum suction hole 26 formed in the bonding tool 25. When lifted upward, the metal projection 22 is peeled off from the metal projection substrate 21 and transferred to the Al electrode 24.
【0007】次に、同図(d)に示すように、上述の工
程で金属突起22が転写・接合された半導体素子23
と、この金属突起22に対応した位置に配線電極27を
有する配線基板28とを位置合わせするとともに、配線
基板28上の半導体素子23が位置する領域に光硬化性
絶縁樹脂29を塗布する。Next, as shown in FIG. 1D, the semiconductor element 23 to which the metal protrusion 22 has been transferred and joined in the above-described process is used.
And a wiring substrate 28 having a wiring electrode 27 at a position corresponding to the metal protrusion 22, and a photocurable insulating resin 29 is applied to a region of the wiring substrate 28 where the semiconductor element 23 is located.
【0008】この後、同図(e)に示すように、常温の
加圧ツール30によって金属突起22を配線電極27に
圧接する。この時、両者間に介在していた光硬化性の絶
縁樹脂29は周囲に押しやられて、金属突起22と配線
電極27とは電気的に完全に接続がとられた状態とな
る。また、このとき、接続状態を完全とするために金属
突起22は大きく変形させる必要がある。たとえば、加
圧前に約10μm程度あった金属突起22の厚みは4〜
5μm程度までに変形される。これに必要な荷重は1金
属突起当り90〜100gである。After that, as shown in FIG. 1E, the metal projection 22 is pressed against the wiring electrode 27 by the pressure tool 30 at room temperature. At this time, the photocurable insulating resin 29 interposed therebetween is pushed to the periphery, and the metal projection 22 and the wiring electrode 27 are completely electrically connected. At this time, the metal projection 22 needs to be largely deformed in order to complete the connection state. For example, the thickness of the metal projection 22 which was about 10 μm before pressing was 4 to 4 μm.
Deformed to about 5 μm. The load required for this is 90-100 g per metal projection.
【0009】この後、同図(f)に示すように、配線基
板28の裏面もしくは側面から紫外線31を照射し、光
硬化性絶縁樹脂29を硬化させる。Thereafter, as shown in FIG. 1F, ultraviolet rays 31 are irradiated from the back surface or side surface of the wiring board 28 to cure the photocurable insulating resin 29.
【0010】最後に、同図(g)に示すように、加圧を
解除して接続は終了する。このように従来技術では配線
基板28と半導体素子23との接合を無加熱で圧接し、
両者を光硬化性絶縁樹脂29で固定することにより、従
来までに課題とされていた点を改善し、以下に示すよう
な特徴を有している。Finally, as shown in FIG. 1G, the pressure is released and the connection is terminated. As described above, in the prior art, the bonding between the wiring board 28 and the semiconductor element 23 is pressed without heating,
By fixing both with the photo-curable insulating resin 29, the point which has been a problem so far is improved, and the following features are provided.
【0011】1.無加熱接続であるため熱的ストレスを
与えることなく接続できる。1. Since it is a non-heating connection, it can be connected without giving thermal stress.
【0012】2.接続される部材が圧接(接触)されて
いるだけなので熱膨張係数の差による接合部での熱的ス
トレスを受けない。2. Since the members to be connected are merely pressed (contacted), there is no thermal stress at the joint due to the difference in the coefficient of thermal expansion.
【0013】3.接続部がほとんど金属結合を介した接
合ではないので狭ピッチに対応できる。3. Since the connecting portion is hardly joined through a metal bond, it is possible to cope with a narrow pitch.
【0014】[0014]
【発明が解決しようとする課題】しかしながら、上記従
来の方法では、以下に示すような問題があった。However, the above-mentioned conventional method has the following problems.
【0015】まず、上述のごとく、図6(a)に示すよ
うに、最初の転写・接合工程で金属突起22とAl電極
24との界面に形成されるAu−Al合金層32は極め
て薄い層である。これは、Au−Al合金層32が金属
突起22を金属突起用基板21から引き剥がすのに必要
な結合力を与えればよく、また、金属突起22が大きく
変形すると後の工程における接続不良を招く虞れがある
からである。すなわち、大きい圧力や高い温度を加えた
り、長い時間の接合を行うと、電解メッキ等で形成され
た主として柱状晶の金属突起22は大きく変形して、次
工程における金属突起22との配線27との接続に支障
をきたす。したがって、金属突起22はほとんど変形し
ていない状態でAl電極24上に転写されている。First, as described above, as shown in FIG. 6A, the Au-Al alloy layer 32 formed at the interface between the metal projection 22 and the Al electrode 24 in the first transfer / bonding step is an extremely thin layer. It is. This means that the Au—Al alloy layer 32 only has to provide a bonding force necessary for peeling the metal projection 22 from the metal projection substrate 21, and a large deformation of the metal projection 22 causes poor connection in a later step. This is because there is a fear. That is, when a large pressure or high temperature is applied or bonding is performed for a long time, the metal projections 22 mainly formed of columnar crystals formed by electrolytic plating or the like are greatly deformed, and the wiring 27 with the metal projections 22 in the next step is formed. It interferes with the connection. Therefore, the metal protrusion 22 is transferred onto the Al electrode 24 in a state where it is hardly deformed.
【0016】この後、上述のごとく、無加熱で1金属突
起当り90〜100gの高荷重をかけて、金属突起22
を大きく変形させて配線基板28上の配線電極27に圧
接する(図5(e)参照)が、この時、図6(b)に示
すように、前工程の転写工程で1度層状に形成されたA
u−Al合金層32は金属突起22の大きな変形にとも
ない分断されて、金属突起22とAl電極24の接合面
付近に点在する形となる。したがって、両者の境界付近
のAu−Al合金層32以外の部分では、合金化されて
いない部分がほとんどであり、強度的に信頼性の低い接
合となってしまう。Thereafter, as described above, a high load of 90 to 100 g per metal projection is applied without heating, and
Is largely deformed and pressed against the wiring electrode 27 on the wiring board 28 (see FIG. 5E). At this time, as shown in FIG. A done
The u-Al alloy layer 32 is divided due to the large deformation of the metal projection 22 and is scattered near the joint surface between the metal projection 22 and the Al electrode 24. Therefore, most of the portion other than the Au-Al alloy layer 32 near the boundary between the two is not alloyed, resulting in a joint having low strength in reliability.
【0017】すなわち、この製造方法で形成された接合
部は、高温放置等の信頼性試験を行うと、比較的短い試
験時間で金属突起22とAl電極24との界面の電気抵
抗が増加し、さらに試験を継続すると最後には完全に電
気的に不通の状態となってしまう憾みがあった。特に、
配線基板と半導体素子との熱膨張係数が異なるような組
み合わせでは、高温条件下での使用中には、両者の熱膨
張係数の差によって、半導体素子23のAl電極24と
金属突起22との間に大きな応力が作用するので、両者
間の接合の破壊も生じる虞れがあった。That is, when a reliability test such as high-temperature storage is performed on the joint formed by this manufacturing method, the electric resistance at the interface between the metal protrusion 22 and the Al electrode 24 increases in a relatively short test time, Further continuation of the test resulted in the regret that the terminal was completely electrically disconnected. In particular,
In a combination in which the wiring board and the semiconductor element have different coefficients of thermal expansion, during use under a high temperature condition, the difference between the coefficients of thermal expansion of the two causes a difference between the Al electrode 24 of the semiconductor element 23 and the metal protrusion 22. Since a large stress acts on the joint, there is a possibility that the joint between the two may be destroyed.
【0018】本発明は斯かる点に鑑みてなされたもので
あり、その目的は、半導体素子の電極と配線の電極とを
金属突起を介して接続してなる半導体装置の製造方法と
して、半導体素子の電極と金属突起との合金化による転
写・接合を行った後、配線の電極と金属突起とを位置合
わせした状態で、半導体素子の電極と金属突起とを再度
合金化してから、金属突起を介して半導体素子の電極と
配線の電極とを接続させることにより、半導体素子の電
極−配線の電極間の接続の際における不具合を生ぜしめ
ることなく、半導体素子の電極と金属突起との結合の強
化を図り、もって、信頼性の向上を図ることにある。The present invention has been made in view of the above points, and an object of the present invention is to provide a method of manufacturing a semiconductor device in which an electrode of a semiconductor element and an electrode of a wiring are connected via a metal projection. After performing the transfer and joining by alloying the electrode and the metal projection, the electrode of the semiconductor element and the metal projection are alloyed again with the wiring electrode and the metal projection aligned, and then the metal projection is removed. By connecting the electrode of the semiconductor element and the electrode of the wiring via the electrode, the coupling between the electrode of the semiconductor element and the metal projection can be strengthened without causing a problem at the time of connection between the electrode of the semiconductor element and the electrode of the wiring. Therefore, the purpose is to improve the reliability.
【0019】[0019]
【課題を達成するための手段】上記目的を達成するた
め、具体的に請求項1の発明の講じた手段は、合成樹脂
板上に配線及び該配線の電極が形成された配線基板と、
該配線基板に搭載され、金属突起を介して上記配線の電
極に接続される電極が形成された半導体素子とを有する
半導体装置の製造方法として、上記半導体素子の電極に
対応した位置に金属突起を設けた金属突起用基板を予め
作成しておく準備工程と、上記半導体素子と金属突起用
基板とを対峙させ、上記半導体素子の電極と金属突起と
を位置合わせして、上記半導体素子と金属突起用基板と
を互いに押付け合う押圧力を加えるとともに、上記半導
体素子と上記金属突起用基板とを加熱して、上記半導体
素子の電極と上記金属突起との間に合金層を形成させた
後、上記金属突起を金属突起用基板から半導体素子の電
極に転写させる転写・接合工程と、上記半導体素子と配
線基板とを対峙させ、上記転写・接合工程で半導体素子
の電極に転写・接合された金属突起と上記配線の電極と
を位置合わせして、上記半導体素子と配線基板とに互い
に押しつけ合う押圧力を加えるとともに上記半導体素子
と上記配線基板とを加熱して、上記半導体素子の電極と
上記金属突起とが上記転写・接合工程におけるよりも強
固な結合となるように上記半導体素子の電極と上記金属
突起との間にさらに広い範囲の合金層を再度形成させる
再合金化工程と、上記半導体素子と配線基板とに加えて
いる押圧力と加熱とを解除し、再度、常温で上記半導体
素子と配線基板との間に互いに押しつけ合う押圧力を加
え、上記半導体素子と上記配線基板との接続強度を強固
にする再加圧工程と、上記押圧力を加えた状態で上記半
導体素子と上記配線基板との間隙部から絶縁性樹脂を注
入し、その絶縁性樹脂を硬化させた後、上記押圧力を解
除して上記配線基板への半導体素子の接続を行なう接続
工程とを設ける方法である。In order to achieve the above object, the means specifically adopted in the first aspect of the present invention is a synthetic resin.
A wiring board on which wiring and electrodes of the wiring are formed on a plate ,
As a method of manufacturing a semiconductor device having a semiconductor element mounted on the wiring substrate and having an electrode connected to the electrode of the wiring via the metal projection, a metal projection is formed at a position corresponding to the electrode of the semiconductor element. A preparation step of preparing the provided metal projection substrate in advance; and positioning the semiconductor element and the metal projection with the semiconductor element and the metal projection substrate facing each other. with added pressure to the use substrate pressed against each other, by heating the substrate for a semiconductor <br/> element and the metal projection, the alloy layer between the electrode and the metal projection of the semiconductor element After being formed, a transfer / bonding step of transferring the metal protrusion from the metal protrusion substrate to the electrode of the semiconductor element, and the semiconductor element and the wiring board are opposed to each other and transferred to the electrode of the semiconductor element in the transfer / bonding step. And aligning the electrodes of the joined metal projection and the wiring, each other and the wiring board and the semiconductor element
Applying a pressing force to press against the semiconductor device
By heating and the wiring board, the electrode and the metal of the semiconductor element as the electrode and the metal projection of the semiconductor element becomes stronger bond than in the transfer-bonding step
A re-alloying step of forming an alloy layer of a wider range again between the projections, and in addition to the semiconductor element and the wiring board,
Release the pressing force and heating, and again
Pressing force between the element and the wiring board
In addition, the connection strength between the semiconductor element and the wiring board is strengthened.
Re-pressurizing step, and applying the pressing force
Inject insulating resin from the gap between the conductor element and the wiring board.
And pressurize the insulating resin to cure the insulating resin.
And a connection step of connecting the semiconductor element to the wiring board .
【0020】請求項2の発明の講じた手段は、上記請求
項1の発明において、上記再合金化工程を、上記転写・
接合工程におけるよりも大きな押圧力を加えるように行
う方法である。According to a second aspect of the present invention, in the first aspect of the present invention, the re-alloying step is performed by the transfer / transfer step.
This is a method in which a larger pressing force is applied than in the joining step.
【0021】請求項3の発明の講じた手段は、上記請求
項1の発明において、上記再合金化工程を、上記転写・
接合工程におけるよりも高い温度に加熱するように行う
方法である。According to a third aspect of the present invention, in the first aspect of the present invention, the realloying step is performed by the transfer / transfer step.
This is a method of performing heating to a higher temperature than in the bonding step.
【0022】請求項4の発明の講じた手段は、上記請求
項1の発明において、上記再合金化工程を、上記転写・
接合工程におけるよりも長時間の間押圧・加熱するよう
に行う方法である。According to a fourth aspect of the present invention, in the first aspect of the present invention, the re-alloying step is performed by the transfer / transfer step.
This is a method in which pressing and heating are performed for a longer time than in the joining step.
【0023】[0023]
【0024】[0024]
【0025】請求項5の発明の講じた手段は、上記請求
項1の発明において、上記半導体素子の電極としてAl
又はAl系合金を用い、上記配線基板の電極としてA
u,Ag,NiもしくはCu又はこれらの合金のうちの
少なくとも一種類を用いる方法である。The means adopted by the invention of claim 5 is that, in the invention of claim 1 described above , the electrode of the semiconductor element is made of aluminum.
Alternatively, an Al-based alloy is used, and A is used as an electrode of the wiring board.
This is a method using at least one of u, Ag, Ni or Cu or an alloy thereof.
【0026】[0026]
【0027】[0027]
【作用】以上の方法により、請求項1の発明では、転写
・接合工程で、半導体素子の電極と金属突起とが押圧,
加熱されて、両者の境界面付近に合金層が生じて接合状
態になり、その後、金属突起が金属突起用基板から半導
体素子の電極に転写される。そして、再合金化工程で、
半導体素子側に転写された金属突起と配線基板の配線の
電極とが接触した状態で、半導体素子の電極と金属突起
とがさらに強固な結合状態となるよう押圧,加熱され
る。According to the above method, in the first aspect of the present invention, in the transfer / bonding step, the electrode of the semiconductor element and the metal projection are pressed and pressed.
When heated, an alloy layer is formed near the boundary between the two, and a bonding state is established. Thereafter, the metal projection is transferred from the metal projection substrate to the electrode of the semiconductor element. And in the re-alloying process,
In a state where the metal projection transferred to the semiconductor element and the electrode of the wiring on the wiring board are in contact with each other, the electrode and the metal projection of the semiconductor element are pressed and heated so as to be in a more firmly bonded state.
【0028】その場合、転写・接合工程では、金属突起
は最小限の接合強度で半導体素子の電極に結合されれば
よいので、変形度合いを小さくすることが可能であり、
後の半導体素子と配線基板との接続工程に支障をきたす
ことはない、そして、再合金化工程では、金属突起と配
線の電極とが位置合わせされた状態で、半導体素子の電
極と金属突起との間に広い範囲の合金層が生じるよう
に、前工程よりも強い加圧・加熱が行われる。その際、
金属突起が大きく変形しても、すでに金属突起と配線の
電極とは位置合わせされ接触しているので、金属突起と
配線の電極との接続不良を生じることはない。また、半
導体素子の電極と金属突起との間には広い範囲の合金層
が形成されているので、後に金属突起が大きく変形して
も、両者間に十分な合金層が確保される。したがって、
金属突起の変形による半導体素子と配線基板との間の接
続の不具合を生じることなく、半導体素子の電極−金属
突起間の合金化による強固な接合強度が得られる。特
に、配線基板が合成樹脂板を基材とするプリント基板で
ある場合、半導体素子とプリント基板との熱膨張率差が
大きいので、使用中に高温の環境下に置かれると、半導
体素子とプリント基板との接続部に大きな熱応力が生じ
るが、上述の作用により、半導体素子の電極−金属突起
間の再合金化による大きな結合力が得られるので、半導
体素子とプリント基板との間の熱膨張率差に起因する両
者間の接続状態の破壊が防止されることになる。 In this case, in the transfer / bonding step, the metal projections need only be bonded to the electrodes of the semiconductor element with a minimum bonding strength, so that the degree of deformation can be reduced.
The later step of connecting the semiconductor element to the wiring board will not be disturbed, and in the re-alloying step, the electrode of the semiconductor element and the metal projection are aligned with the metal projection and the electrode of the wiring being aligned. Pressing and heating are performed stronger than in the previous step so that a wide range of alloy layer is formed between the two. that time,
Even if the metal protrusion is greatly deformed, the metal protrusion and the electrode of the wiring are already aligned and in contact with each other, so that a connection failure between the metal protrusion and the electrode of the wiring does not occur. Further, since a wide range of alloy layer is formed between the electrode of the semiconductor element and the metal protrusion, a sufficient alloy layer is secured between the two even if the metal protrusion is greatly deformed later. Therefore,
Strong joint strength can be obtained by alloying between the electrode and the metal projection of the semiconductor element without causing a problem of connection between the semiconductor element and the wiring board due to deformation of the metal projection. Special
In addition, the wiring board is a printed circuit board made of synthetic resin
In some cases, the difference in the coefficient of thermal expansion between the semiconductor element and the printed circuit board is
Because of its large size, it can be semiconductive when placed in a hot environment during use.
Large thermal stress occurs at the connection between the body element and the printed circuit board
However, due to the above-described operation, the electrode of the semiconductor element-the metal projection
Large alloying force can be obtained by re-alloying between
Due to the difference in thermal expansion coefficient between the printed circuit board and the printed circuit board.
The connection state between the parties is prevented from being destroyed.
【0029】すなわち、半導体素子と配線基板との熱膨
張率差に起因する応力に対しても十分耐える接合強度が
得られるとともに、使用中における半導体素子の電極−
金属突起間の電気抵抗値の増大や不通状態の発生を招く
ことがなく、信頼性が向上する。That is, it is possible to obtain a bonding strength that can sufficiently withstand a stress caused by a difference in thermal expansion coefficient between the semiconductor element and the wiring board, and to obtain an electrode of the semiconductor element during use.
There is no increase in the electric resistance value between the metal protrusions and no occurrence of a non-conductive state, and the reliability is improved.
【0030】請求項2の発明では、特に大きな押圧力で
再合金化工程が行われるので、高圧条件下による反応の
促進作用によって、半導体素子の電極と金属突起との界
面付近に広い範囲に亘って合金層が生じることで、上記
請求項1の発明の作用が得られる。According to the second aspect of the present invention, since the re-alloying step is performed with a particularly large pressing force, the reaction is promoted under a high pressure condition, so that the re-alloying step covers a wide area near the interface between the electrode of the semiconductor element and the metal projection. The effect of the first aspect of the present invention can be obtained by forming the alloy layer.
【0031】請求項3の発明では、特に高い温度に加熱
されて再合金化工程が行われるので、高温条件下による
反応の促進作用によって、半導体素子の電極と金属突起
との界面付近に広い範囲に亘って合金層が生じること
で、請求項1の発明の作用が得られる。According to the third aspect of the present invention, since the re-alloying step is performed by heating to a particularly high temperature, the reaction promoting action under a high temperature condition causes a wide area near the interface between the electrode of the semiconductor element and the metal projection. The effect of the invention of claim 1 is obtained by forming the alloy layer over the range.
【0032】請求項4の発明では、特に長い時間の間加
熱,押圧されて再合金化工程が行われるので、両者の界
面付近に広い範囲に亘って合金層が生じ、請求項1の発
明の作用が得られる。According to the fourth aspect of the present invention, since the re-alloying step is performed by heating and pressing for a particularly long time, an alloy layer is formed over a wide range in the vicinity of the interface between the two. Action is obtained.
【0033】[0033]
【0034】[0034]
【0035】請求項5の発明では、半導体素子の電極を
構成する材料がAl又はAl系合金の場合、製造コスト
が安価で電気的性質も良好となる。また、金属突起がA
u,Cu,Ag又はNiの場合、半導体素子の電極−配
線の電極間の電気抵抗が小さく、塑性変形能も適度であ
るので、半導体装置の総合的な特性が良好となる。[0035] In the invention of claim 5, when the material constituting the electrode of semi-conductor elements is Al or Al alloy, the manufacturing cost is also a good electrical properties and inexpensive. Also, the metal protrusion is A
In the case of u, Cu, Ag or Ni, the electrical resistance between the electrode of the semiconductor element and the electrode of the wiring is small and the plastic deformation ability is moderate, so that the overall characteristics of the semiconductor device are improved.
【0036】[0036]
【0037】[0037]
【実施例】以下、本発明の実施例について、図1(a)
〜(h)及び図2に基づき説明する。FIG. 1A shows an embodiment of the present invention.
This will be described with reference to FIGS.
【0038】図1は、実施例における半導体装置の製造
方法の工程を説明する断面図である。まず、同図(a)
図に示すように、金属突起用基板21の上方に半導体素
子23を設置する。この金属突起用基板21には、予め
電解メッキ等によって、径が約30μm,高さが10μ
mのAuからなる金属突起22が所定位置に搭載されて
いる。そして、金属突起用基板21上の金属突起22と
半導体素子23のAl電極24との位置を一致させる。FIG. 1 is a sectional view for explaining steps of a method of manufacturing a semiconductor device in an embodiment. First, FIG.
As shown in the figure, a semiconductor element 23 is placed above a metal projection substrate 21. The metal projection substrate 21 has a diameter of about 30 μm and a height of 10 μm previously formed by electrolytic plating or the like.
A metal projection 22 made of m Au is mounted at a predetermined position. Then, the positions of the metal projections 22 on the metal projection substrate 21 and the Al electrodes 24 of the semiconductor element 23 are matched.
【0039】そして、同図(b)に示すように、半導体
素子23の裏面から加熱機構(図示せず)が内蔵された
ボンディングツール25を押しあてて、金属突起22と
Al電極24とをボンディングツール25によって加
圧、加熱する。この加圧、加熱条件は、温度が約380
〜460℃、圧力が1金属突起当り7〜10g、時間が
1secであって、この加圧,加熱により、金属突起用
基板21上の金属突起22は半導体素子23のAl電極
24上に軽く接合される。なお、ボンディングツール2
5は加熱機構を有しているためボンディングツールの底
面は耐熱性材料で構成されている。Then, as shown in FIG. 1B, a bonding tool 25 having a built-in heating mechanism (not shown) is pressed from the back surface of the semiconductor element 23 to bond the metal projection 22 and the Al electrode 24. The tool 25 is pressurized and heated. The pressurizing and heating conditions are as follows.
460 ° C., a pressure of 7 to 10 g per metal projection, and a time of 1 sec. The metal projection 22 on the metal projection substrate 21 is lightly bonded to the Al electrode 24 of the semiconductor element 23 by this pressurization and heating. Is done. Note that bonding tool 2
5 has a heating mechanism, so that the bottom surface of the bonding tool is made of a heat-resistant material.
【0040】次に、同図(c)に示すように、ボンディ
ングツール25に形成されている真空吸着孔26を介
し、真空ポンプ(図示せず)により半導体素子23を吸
着しながら、ボンディングツール25を上方に持ち上げ
ると、金属突起22は、金属突起用基板21から引き剥
がされて、半導体素子23のAl電極24に転写、接合
される。図1(a)〜(c)の工程が、転写・接合工程
である。Next, as shown in FIG. 3C, the semiconductor chip 23 is sucked by a vacuum pump (not shown) through a vacuum suction hole 26 formed in the bonding tool 25 while the bonding tool 25 is being sucked. Is lifted upward, the metal protrusion 22 is peeled off from the metal protrusion substrate 21 and is transferred and joined to the Al electrode 24 of the semiconductor element 23. The steps of FIGS. 1A to 1C are the transfer / joining steps.
【0041】このとき、図2(a)に示すように、Au
からなる金属突起22とAl電極24とは、両者の界面
層でわずかのAu−Al合金層32を形成して接合され
ている。すなわち、両者の界面層では金属突起用基板2
1から金属突起22を引き剥すのに必要なだけのAuー
Al合金層しか形成する必要がないため、転写条件的に
も必要なAu−Al合金層32を形成するのに必要なだ
けの温度と圧力と時間しかかけていない。したがって、
このボンディング条件では金属突起22はほとんど変形
せず、転写、接合する前に約10μmあった金属突起2
2の高さも約1〜2μmしか変形していない。At this time, as shown in FIG.
The metal projection 22 made of and the Al electrode 24 are joined by forming a slight Au-Al alloy layer 32 at the interface layer between them. That is, the metal projection substrate 2
Since only the Au—Al alloy layer necessary to peel off the metal protrusions 22 from 1 needs to be formed, the temperature required to form the Au—Al alloy layer 32 required also in terms of the transfer conditions is sufficient. And only take time and pressure. Therefore,
Under these bonding conditions, the metal projections 22 are hardly deformed, and the metal projections 2 having a thickness of about 10 μm before being transferred and joined.
The height of 2 is also only deformed by about 1-2 μm.
【0042】次に、図1(d)に示すように、前の工程
で金属突起22が転写、接合された半導体素子23の下
方に、配線電極27が形成されたプリント基板等の配線
基板28を設置する。そのとき、配線電極27の形成位
置は半導体素子23のAl電極24の形成位置に対応し
ており、配線電極27の位置とAl電極24の位置つま
り金属突起22の位置とを合わせる。なお、配線基板2
8にはシリコン基板やガラス基板が用いられ、配線電極
27材料としてはCr−Au、Ti−Pd−Au、IT
O等が用いられる。Next, as shown in FIG. 1D, a wiring board 28 such as a printed board having a wiring electrode 27 formed below the semiconductor element 23 to which the metal projection 22 has been transferred and joined in the previous step. Is installed. At this time, the formation position of the wiring electrode 27 corresponds to the formation position of the Al electrode 24 of the semiconductor element 23, and the position of the wiring electrode 27 and the position of the Al electrode 24, that is, the position of the metal protrusion 22 are matched. The wiring board 2
8, a silicon substrate or a glass substrate is used, and the material of the wiring electrode 27 is Cr-Au, Ti-Pd-Au, IT
O or the like is used.
【0043】この後、同図(e)に示すように、上記ボ
ンディングツール25によって半導体素子23を加熱,
押圧し、金属突起22を配線電極27に圧接する。この
時のボンディング条件としては、加熱温度が上記転写・
接合工程(図1の(b)の状態)における温度と同じで
380〜460℃、加圧力が転写・接合工程における加
圧力の約10倍程度で1金属突起当り70〜100g、
時間が1〜2sec程度である。ただし、加熱温度を3
80〜460℃の範囲で前工程の転写工程より高い値に
設定し,加熱時間を例えば3〜7secと転写・接合工
程より長く設定するようにしてもよい。この工程によっ
て、金属突起22とAl電極24とが再度合金化され、
この図1(e)に示す工程が、再合金化工程である。な
お、上記ボンディングツール25の表面を構成する材料
として、本実施例ではセラミック上にダイヤモンド薄膜
をコーティングしたものを用いた。Thereafter, the semiconductor element 23 is heated by the bonding tool 25 as shown in FIG.
The metal projection 22 is pressed against the wiring electrode 27 by pressing. The bonding conditions at this time are as follows:
380 to 460 ° C., the same as the temperature in the joining step (the state of FIG. 1B), the applied pressure is about 10 times the applied pressure in the transfer / joining step, and 70 to 100 g per metal projection.
The time is about 1 to 2 seconds. However, if the heating temperature is 3
The temperature may be set to a value higher than that of the transfer step in the previous step in the range of 80 to 460 ° C., and the heating time may be set to 3 to 7 seconds longer than that of the transfer / bonding step. By this step, the metal projection 22 and the Al electrode 24 are alloyed again,
The step shown in FIG. 1E is a re-alloying step. In this embodiment, as the material constituting the surface of the bonding tool 25, a material obtained by coating a ceramic with a diamond thin film was used.
【0044】上記再合金化工程では、図2(b)に示す
ように、上記転写・接合工程で形成されたAu−Al合
金層32よりもさらに広い範囲で新Au−Al合金層3
3が形成され、金属突起22と配線電極27とがより強
固に結合されている。このとき、金属突起22は、その
高さが約4〜5μmになるまで変形されている。In the re-alloying step, as shown in FIG. 2B, the new Au-Al alloy layer 3 is formed in a wider range than the Au-Al alloy layer 32 formed in the transfer / joining step.
3 are formed, and the metal protrusion 22 and the wiring electrode 27 are more firmly connected. At this time, the metal projection 22 has been deformed until its height becomes about 4 to 5 μm.
【0045】次に、図1(f)に示すように、ボンディ
ングツール25による加圧、加熱を解除し、再度常温の
加圧ツール30で半導体素子23を加圧する。この時の
加圧力は上記再合金化工程と同じで1金属突起当り70
〜100g程度である。このとき、金属突起22と配線
電極28とは常温で加圧されているため、この工程によ
って新たな合金化がなされるわけではないが、この加圧
工程によって、配線基板28上への半導体素子23の搭
載位置が高精度になり接続強度も強固となる。なお、加
圧ツール30は加熱しないので、加圧ツール30の底面
を構成する材料は上記ボンディングツール25の底面の
ごとく耐熱性材料である必要はなく、比較的高精度の平
面度が出しやすい材料例えばガラス等を用いている。Next, as shown in FIG. 1 (f), the pressurization and heating by the bonding tool 25 are released, and the semiconductor element 23 is pressurized again by the pressurizing tool 30 at room temperature. The pressing force at this time is the same as in the realloying step, and is 70
It is about 100 g. At this time, since the metal projections 22 and the wiring electrodes 28 are pressurized at room temperature, no new alloying is performed in this step. The mounting position of 23 becomes highly accurate, and the connection strength becomes strong. Since the pressing tool 30 is not heated, the material forming the bottom surface of the pressing tool 30 does not need to be a heat-resistant material like the bottom surface of the bonding tool 25, and a material that can easily provide relatively high precision flatness. For example, glass or the like is used.
【0046】この後、図1(g)に示すように、半導体
素子23と配線基板28との間隙部から絶縁性樹脂を注
入する。ここでは光硬化性絶縁樹脂29を用いている。
光硬化性絶縁樹脂29を注入する領域は、金属突起22
が形成されている領域のみでもよいし、半導体素子23
全面にわたってもよい。そして、配線基板28の裏面も
しくは側面から紫外線を照射し光硬化性絶縁樹脂29を
硬化させる。Thereafter, as shown in FIG. 1G, an insulating resin is injected from a gap between the semiconductor element 23 and the wiring board 28. Here, a photo-curable insulating resin 29 is used.
The region into which the photocurable insulating resin 29 is injected is formed by the metal protrusion 22.
May be formed only in the region where the semiconductor element 23 is formed.
It may be over the entire surface. Then, ultraviolet light is irradiated from the back surface or side surface of the wiring substrate 28 to cure the photocurable insulating resin 29.
【0047】その後、同図(h)に示すように、加圧を
解除すると、配線基板28への半導体素子23の接続工
程が終了する。Thereafter, as shown in FIG. 2H, when the pressure is released, the step of connecting the semiconductor element 23 to the wiring board 28 is completed.
【0048】上記実施例では、転写・接合工程(図1
(b),(c)参照)の後に、再合金化工程(図1
(e)参照)を導入しているので、半導体素子23のA
l電極24と金属突起22との接合がより強固になる。
すなわち、図2(a)に示すように、金属突起22を半
導体素子23のAl電極24上に転写、接合した状態で
は、金属突起22が転写されるのに必要なだけのAu−
Al合金層32しか両者の界面には形成されていない。
これ以上強い加圧,加熱を行うと、金属突起22が大き
く変形して、転写後に配線基板28上への接続不良が生
じる虞れがあるからである。特に、金属突起22は一般
的には電解メッキで形成されており、その構造は表面に
垂直に延びる柱状晶が主となっているので、加圧,加熱
によって球状等に変化して形が大きく崩れやすい。そこ
で、上記実施例のごとく、転写・接合工程では、金属突
起22の変形を最小限に、つまり高さの減小を1〜2μ
m程度に抑制している。In the above embodiment, the transfer / joining step (FIG. 1)
After (b) and (c)), a re-alloying step (FIG. 1)
(E), the A of the semiconductor element 23 is
The bonding between the l-electrode 24 and the metal protrusion 22 becomes stronger.
That is, as shown in FIG. 2A, in a state where the metal protrusion 22 is transferred and bonded onto the Al electrode 24 of the semiconductor element 23, as much Au- as necessary to transfer the metal protrusion 22.
Only the Al alloy layer 32 is formed at the interface between them.
If the pressurization and heating are performed more strongly than this, the metal protrusions 22 may be greatly deformed, and a connection failure on the wiring board 28 may occur after the transfer. In particular, the metal projection 22 is generally formed by electrolytic plating, and its structure mainly includes columnar crystals extending perpendicularly to the surface. Easy to crumble. Thus, as in the above embodiment, in the transfer / bonding step, the deformation of the metal projection 22 is minimized, that is, the reduction in height is reduced to 1 to 2 μm.
m.
【0049】それに対し、再合金化工程では、金属突起
22の下面には配線基板28の配線電極27が接触して
いるので、金属突起22が大変形しても、その後の金属
突起2と配線電極27との接続に支障はきたさない。そ
れで、図2(b)に示すように、ボンディングツール2
5によって大きな加圧力又は高い加熱温度,あるいは長
い加圧,加熱時間によって、より広い範囲に亘る新Au
−Al合金層33を生ぜしめている。このとき、金属突
起22の高さは4〜5μm程度になるまで変形している
が、このように金属突起22が大きく変形しても、Al
電極−金属突起間の界面に十分な合金層が存在すること
で、Al電極24と金属突起22間の結合が極めて強固
となる。したがって、配線基板28上に搭載される半導
体素子23と配線基板28との熱膨張率の差が大きくて
も、使用時における熱膨張の差に起因する大きな応力に
よって接合が破断されるのを有効に防止でき、かつ電気
抵抗の増大や不通状態の発生を有効に防止できるのであ
る。On the other hand, in the re-alloying step, since the wiring electrode 27 of the wiring board 28 is in contact with the lower surface of the metal projection 22, even if the metal projection 22 is greatly deformed, The connection with the electrode 27 is not hindered. Therefore, as shown in FIG.
5, a large pressing force or a high heating temperature, or a long pressurizing and heating time, a wider range of new Au
-The Al alloy layer 33 is formed. At this time, the height of the metal projection 22 is deformed until it becomes about 4 to 5 μm.
By the presence of a sufficient alloy layer at the interface between the electrode and the metal protrusion, the bond between the Al electrode 24 and the metal protrusion 22 becomes extremely strong. Therefore, even if the difference in the coefficient of thermal expansion between the semiconductor element 23 mounted on the wiring board 28 and the wiring board 28 is large, it is effective to break the joint due to a large stress caused by the difference in thermal expansion during use. In addition, it is possible to effectively prevent the increase of the electric resistance and the occurrence of the interruption state.
【0050】次に、上記実施例に基づいて行った具体的
な実験結果について説明する。図3は、Al電極−金属
突起間の接合温度と加圧力とを変えた場合の金属突起2
2の剪断力(常温における)の変化を示す。図中、縦方
向の実線範囲はそれぞれサンプル数25個についての測
定値のバラツキ範囲を示し、▲,●の印が付された箇所
の値は測定値の平均値である。同図からわかるように、
加圧力が大きいほど,また、接合温度が高いほど剪断力
が強くなることが示されている。ただし、接合温度を上
げる方が剪断強度の向上効果は大きくなる。Next, specific experimental results performed based on the above embodiment will be described. FIG. 3 shows the metal projection 2 when the bonding temperature and the pressing force between the Al electrode and the metal projection were changed.
2 shows the change in shear force (at room temperature) of No. 2. In the drawing, the vertical solid line range indicates the variation range of the measured values for each of 25 samples, and the values marked with ▲ and ● are the average values of the measured values. As you can see from the figure,
It is shown that the shearing force increases as the pressing force increases and the joining temperature increases. However, increasing the joining temperature increases the effect of improving the shear strength.
【0051】また、図4は、150℃の温度に高温保持
し、1金属突起当りの剪断強度について信頼性試験を行
ったデータを示し、従来の再合金化工程を含まない方法
と、本発明の方法とを比較するものである。図中、縦方
向の実線範囲はそれぞれサンプル数25個についての測
定値のバラツキ範囲を示し、○,●,△,□の印が付さ
れた箇所の値は測定値の平均値である。○,●,△は本
発明の製造方法により接合されたサンプルのデータであ
り、○は加圧力のみ大きくしたサンプル、●は加熱温度
も高くしたサンプル、△は加熱温度はそれほど上昇させ
ずに時間を長くしたサンプルのデータである。また、□
は従来の製造方法によって接合されたサンプルのデータ
であって、転写・接合工程の後再合金化工程は行わず
に、常温での加圧工程のみ行ったものである。具体的な
条件は、図中に記載されている。同図に示されるよう
に、従来の方法によるものでは、初期の剪断強度も小さ
く、かつ200時間迄に剪断強度が大きく低下する傾向
がある。それに対し、本発明のものでは、初期剪断強度
も大きい上に、試験時間が長くなってもほとんど剪断強
度の劣化が生じないことが示されている。FIG. 4 shows data obtained by conducting a reliability test on the shear strength per metal projection at a high temperature of 150.degree. C., showing the conventional method including no re-alloying step and the method of the present invention. The method is compared with the method described above. In the drawing, the solid line range in the vertical direction indicates the variation range of the measurement values for each of 25 samples, and the values marked with ,, ●, Δ, and □ are the average values of the measurement values. ,, △, and △ are data of samples joined by the manufacturing method of the present invention, ○ is a sample in which only the pressing force is increased, は is a sample in which the heating temperature is increased, and △ is a time in which the heating temperature is not increased so much. Is the data of a sample with a longer length. Also, □
Is data of a sample joined by a conventional manufacturing method, in which only a pressing step at room temperature was performed without performing a re-alloying step after a transfer / joining step. Specific conditions are described in the figure. As shown in the figure, in the case of the conventional method, the initial shear strength is low, and the shear strength tends to largely decrease by 200 hours. On the other hand, in the case of the present invention, it is shown that the initial shear strength is large and that even when the test time is long, the shear strength hardly deteriorates.
【0052】なお、上記実施例では、再合金化工程(図
1(e)参照)と、接続工程(図1(f),(g)参
照)とを個別に行っているが、これらを同時に行うこと
も可能である。その場合、ボンディングツール25の底
面を構成する素材をセラミック等の耐熱材料とし、かつ
表面の平面度を極めて良好に仕上げておいて、ボンディ
ングツール25を半導体素子23の裏面に大きい加圧力
(上記実施例における加圧力と同じ程度)で押し当てた
状態で、図1(f)に示す工程を行えばよい。In the above embodiment, the realloying step (see FIG. 1 (e)) and the connecting step (see FIGS. 1 (f) and 1 (g)) are performed separately. It is also possible to do. In this case, the material forming the bottom surface of the bonding tool 25 is made of a heat-resistant material such as ceramic, and the flatness of the surface is extremely excellent. The process shown in FIG. 1 (f) may be performed in a state where the pressure is applied at the same level as the pressing force in the example).
【0053】また、上記実施例では、半導体素子23の
半導体素子の電極をAl電極24としているが、実際に
はこのAl電極24は純粋なAlだけではなく、Al−
Cu−Si合金やAl−Ti−Si合金等のAl系合金
が使用されることも多い。ただし、必ずしもAlやAl
系合金に限定されるものではない。また、上記実施例で
は、金属突起22としてAuを用いているが、金属突起
22の構成材料はAuに限定されるものではなく他の金
属も使用することができる。特にCu,Ag,Ni等は
Auと同様に電気抵抗も小さく、かつ適度の塑性変形能
を有しているので、半導体素子の電極と配線電極との間
に介在させて電気的接続を円滑に行うのに適している。Further, in the above embodiment, the electrode of the semiconductor element of the semiconductor element 23 is the Al electrode 24. However, in practice, this Al electrode 24 is not limited to pure Al.
Al-based alloys such as Cu-Si alloy and Al-Ti-Si alloy are often used. However, not necessarily Al or Al
It is not limited to the system alloy. In the above embodiment, Au is used as the metal projection 22. However, the constituent material of the metal projection 22 is not limited to Au, and other metals can be used. In particular, Cu, Ag, Ni and the like have low electric resistance like Au, and have an appropriate plastic deformation ability, so that they can be interposed between the electrodes of the semiconductor element and the wiring electrodes to facilitate the electrical connection. Suitable to do.
【0054】また、上記実施例では、接続工程で絶縁性
樹脂として光硬化性絶縁樹脂29を用いて半導体素子2
3を配線基板28上に接続するようにしたが、熱硬化性
樹脂や他の樹脂、あるいは導電性材料を用いてもよいこ
とはいうまでもない。その場合、上記実施例のごとく、
加圧,加熱による再合金化を行った後に注入する方法
と、図1(d)に示す工程において、金属突起22と配
線電極27とを位置合わせした後,配線基板28上にあ
らかじめ光硬化性絶縁樹脂29を塗布しておいて、図1
(e),(f)に示すように加熱および加圧した後,同
図(g)に示すように、紫外線を照射してあるいは加熱
して硬化させる方法がある。Further, in the above embodiment, the photo-curable insulating resin 29 is used as the insulating resin in the connecting step, and the semiconductor element 2 is used.
Although 3 is connected on the wiring board 28, it goes without saying that a thermosetting resin, another resin, or a conductive material may be used. In that case, as in the above embodiment,
Injecting after re-alloying by pressurization and heating, and in the step shown in FIG. 1 (d), after positioning the metal projections 22 and the wiring electrodes 27, a photocurable As shown in FIG.
After heating and pressing as shown in (e) and (f), there is a method of curing by irradiating or heating with ultraviolet rays as shown in FIG.
【0055】[0055]
【発明の効果】以上説明したように、請求項1の発明に
よれば、合成樹脂板上に配線及び該配線の電極が形成さ
れた配線基板上に半導体素子を搭載した半導体装置の製
造方法として、予め金属突起用基板上に金属突起を形成
する準備工程と、半導体素子の電極と金属突起とを接触
させた状態で押圧,加熱して合金させた後、金属突起を
金属突起用基板から半導体素子の電極に転写させる転写
・接合工程と、金属突起と配線の電極とを接触させた状
態で、半導体素子の電極と金属突起とがさらに強固な結
合状態となるよう押圧,加熱して再度合金化させる再合
金化工程と、金属突起と配線の電極とを電気的に導通さ
せるよう接続する接続工程とを設けたので、製造工程中
における支障をきたすことなく、半導体素子の電極−金
属突起間の再合金化による強固な結合強度が得られるこ
とで、半導体素子と配線基板との熱膨張率差に起因する
応力に対しても十分耐える接合強度を確保することがで
き、かつ使用中における半導体素子の電極−金属突起間
の電気抵抗値の増大や不通状態の発生を有効に防止し
て、信頼性の向上を図ることができる。As described above, according to the first aspect of the present invention , the wiring and the electrodes of the wiring are formed on the synthetic resin plate.
As a method of manufacturing a semiconductor device in which a semiconductor element is mounted on a wiring board, a preparation step of forming a metal projection on a substrate for a metal projection in advance, and pressing and contacting the electrode of the semiconductor element with the metal projection are performed. After heating and alloying, a transfer / joining step of transferring the metal protrusions from the substrate for metal protrusions to the electrodes of the semiconductor device, and, in a state where the metal protrusions and the electrodes of the wiring are in contact, the electrodes of the semiconductor device and metal protrusions And a connection step of connecting the metal projections and the electrodes of the wiring so that the metal projections and the electrodes of the wiring are electrically connected to each other. A strong bond strength is obtained by re-alloying between the electrode and the metal projection of the semiconductor element without causing any trouble during the process, so that the stress due to the difference in thermal expansion coefficient between the semiconductor element and the wiring board can be reduced. Ten Bonding strength to withstand can be secured, and the electrodes of the semiconductor element during use - to effectively prevent the occurrence of increased and interruption states of the electrical resistance between the metal projections, it is possible to improve the reliability.
【0056】請求項2の発明によれば、上記請求項1の
製造方法において、特に大きな押圧力で再合金化工程を
行うようにしたので、高圧条件下による反応の促進作用
によって、半導体素子の電極と金属突起との界面付近に
広い範囲に亘る合金層を生ぜしめることができ、よっ
て、上記請求項1の発明の効果を有効に発揮することが
できる。According to the second aspect of the present invention, in the manufacturing method of the first aspect, the re-alloying step is performed with a particularly large pressing force. An alloy layer can be formed over a wide range in the vicinity of the interface between the electrode and the metal projection, so that the effect of the first aspect of the invention can be effectively exhibited.
【0057】請求項3の発明によれば、上記請求項1の
製造方法において、特に高い温度で再合金化工程を行う
ようにしたので、高温条件下による反応の促進作用によ
って、半導体素子の電極と金属突起との界面付近に広い
範囲に亘る合金層を生ぜしめることができ、よって、上
記請求項1の発明の効果を有効に発揮することができ
る。According to the third aspect of the present invention, in the manufacturing method of the first aspect , the re-alloying step is performed at a particularly high temperature. An alloy layer can be formed over a wide range in the vicinity of the interface between the metal layer and the metal projection, and the effect of the first aspect of the present invention can be effectively exhibited.
【0058】請求項4の発明によれば、上記請求項1の
製造方法において、特に長時間の間押圧,加熱を行って
再合金化工程を行うようにしたので、長時間の反応によ
って、半導体素子の電極と金属突起との界面付近に広い
範囲に亘る合金層を生ぜしめることができ、よって、上
記請求項1の発明の効果を有効に発揮することができ
る。According to the fourth aspect of the present invention, in the manufacturing method of the first aspect , since the re-alloying step is performed by pressing and heating for a long time, the semiconductor can be reacted by a long time. An alloy layer can be formed over a wide range in the vicinity of the interface between the electrode of the element and the metal projection, so that the effect of the first aspect of the invention can be effectively exhibited.
【0059】[0059]
【0060】[0060]
【0061】請求項5の発明によれば、上記請求項1の
製造方法において、半導体素子の半導体素子の電極とし
てAl又はAl系合金を用い、金属突起としてAu,C
u,Ag又はNiを用いるようにしたので、良好な総合
的特性を有する半導体装置を安価に製造することができ
る。According to a fifth aspect of the present invention, in the manufacturing method of the first aspect , Al or an Al-based alloy is used as the electrode of the semiconductor element of the semiconductor element, and Au, C is used as the metal projection.
Since u, Ag, or Ni is used, a semiconductor device having good overall characteristics can be manufactured at low cost.
【0062】[0062]
【図1】実施例における半導体装置の製造工程における
状態の変化を示す断面図である。FIG. 1 is a cross-sectional view showing a change in a state in a manufacturing process of a semiconductor device in an example.
【図2】転写・接合工程と再合金化工程におけるAu−
Al合金層の相違を示す断面図である。FIG. 2 shows Au— in a transfer / joining step and a re-alloying step.
It is sectional drawing which shows the difference of an Al alloy layer.
【図3】Al電極−金属突起間の剪断強度の加圧力,接
合温度に対する依存性を示す実験データである。FIG. 3 is experimental data showing the dependency of the shear strength between the Al electrode and the metal projection on the pressing force and the joining temperature.
【図4】本発明の製造方法と従来の製造方法とで作成さ
れたサンプルに対する信頼性試験の結果を示すデータで
ある。FIG. 4 is data showing the results of a reliability test on samples prepared by the manufacturing method of the present invention and a conventional manufacturing method.
【図5】従来の半導体装置の製造工程における状態の変
化を示す断面図である。FIG. 5 is a cross-sectional view showing a state change in a conventional semiconductor device manufacturing process.
【図6】従来の製造方法による転写・接合工程と接続工
程におけるAu−Al合金層の変化を示す断面図であ
る。FIG. 6 is a cross-sectional view showing a change of an Au—Al alloy layer in a transfer / joining step and a connecting step according to a conventional manufacturing method.
21 突起電極形成用基板 22 突起電極 23 半導体素子 24 Al電極 25 ボンディングツール 27 配線電極 28 配線基板 29 光硬化性絶縁樹脂 30 加圧ツール 32 Au−Al合金層 33 新Au−Al合金層 Reference Signs List 21 protruding electrode forming substrate 22 protruding electrode 23 semiconductor element 24 Al electrode 25 bonding tool 27 wiring electrode 28 wiring substrate 29 photocurable insulating resin 30 pressing tool 32 Au-Al alloy layer 33 new Au-Al alloy layer
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 21/60 311 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H01L 21/60 311
Claims (5)
形成された配線基板と、該配線基板に搭載され、金属突
起を介して上記配線の電極に接続される電極が形成され
た半導体素子とを有する半導体装置の製造方法であっ
て、 上記半導体素子の電極に対応した位置に金属突起を設け
た金属突起用基板を予め作成しておく準備工程と、 上記半導体素子と金属突起用基板とを対峙させ、上記半
導体素子の電極と金属突起とを位置合わせして、上記半
導体素子と金属突起用基板とを互いに押付け合う押圧力
を加えるとともに、上記半導体素子と上記金属突起用基
板とを加熱して、上記半導体素子の電極と上記金属突起
との間に合金層を形成させた後、上記金属突起を金属突
起用基板から半導体素子の電極に転写させる転写・接合
工程と、 上記半導体素子と配線基板とを対峙させ、上記転写・接
合工程で半導体素子の電極に転写・接合された金属突起
と上記配線の電極とを位置合わせして、上記半導体素子
と配線基板とに互いに押しつけ合う押圧力を加えるとと
もに上記半導体素子と上記配線基板とを加熱して、上記
半導体素子の電極と上記金属突起とが上記転写・接合工
程におけるよりも強固な結合となるように上記半導体素
子の電極と上記金属突起との間にさらに広い範囲の合金
層を再度形成させる再合金化工程と、上記半導体素子と配線基板とに加えている押圧力と加熱
とを解除し、再度、常温で上記半導体素子と配線基板と
の間に互いに押しつけ合う押圧力を加え、上記半導体素
子と上記配線基板との接続強度を強固にする再加圧工程
と、 上記押圧力を加えた状態で上記半導体素子と上記配線基
板との間隙部から絶縁性樹脂を注入し、その絶縁性樹脂
を硬化させた後、上記押圧力を解除して上記配線基板へ
の半導体素子の接続を行なう 接続工程とを備えたことを
特徴とする半導体装置の製造方法。1. A wiring and electrodes of the wiring are formed on a synthetic resin plate.
A method for manufacturing a semiconductor device, comprising: a formed wiring board; and a semiconductor element mounted on the wiring board and having an electrode connected to an electrode of the wiring via a metal protrusion, the method comprising: A preparation step in which a metal projection substrate having a metal projection provided at a position corresponding to the electrode is prepared in advance; and the semiconductor element and the metal projection substrate are opposed to each other, and the electrode of the semiconductor element is aligned with the metal projection. to, with addition of pressing force pressed against each other and a substrate for the semiconductor element and the metal projection, the semiconductor device and the metal projection for group
After heating the plate and forming an alloy layer between the electrode of the semiconductor element and the metal projection, a transfer / bonding step of transferring the metal projection from the substrate for metal projection to the electrode of the semiconductor element, The semiconductor element and the wiring board are opposed to each other, and the metal projection transferred and joined to the electrode of the semiconductor element in the transfer and joining step is aligned with the electrode of the wiring, so that the semiconductor element and the wiring board are aligned with each other. When you apply pressing force
Moni by heating and the semiconductor element and the wiring substrate, the semiconductor element as the electrode and the metal projection of the semiconductor element becomes stronger bond than in the transfer-bonding step
A re-alloying step of forming an alloy layer of a wider range again between the electrode of the semiconductor and the metal projection, and pressing and heating applied to the semiconductor element and the wiring substrate
And again, at normal temperature, the semiconductor element and the wiring board
Between the semiconductor elements
Re-pressing step to strengthen the connection strength between the chip and the wiring board
And the semiconductor element and the wiring base in a state where the pressing force is applied.
Insulating resin is injected from the gap between the board and the insulating resin.
After curing, release the pressing force and apply to the wiring board.
And a connection step of connecting the semiconductor elements .
おいて、 上記再合金化工程は、上記転写・接合工程におけるより
も大きな押圧力を加えるように行われることを特徴とす
る半導体装置の製造方法。2. The method of manufacturing a semiconductor device according to claim 1, wherein the re-alloying step is performed so as to apply a larger pressing force than in the transfer / joining step. Method.
おいて、 上記再合金化工程は、上記転写・接合工程におけるより
も高い温度に加熱するように行われることを特徴とする
半導体装置の製造方法。3. The method of manufacturing a semiconductor device according to claim 1 , wherein said re-alloying step is performed so as to heat to a higher temperature than in the transfer / joining step. Method.
おいて、 上記再合金化工程は、上記転写・接合工程におけるより
も長時間の間押圧・加熱するように行われることを特徴
とする半導体装置に製造方法。4. The method of manufacturing a semiconductor device according to claim 1 , wherein the re-alloying step is performed so as to press and heat for a longer time than in the transfer / joining step. Manufacturing method for equipment.
おいて、上記 半導体素子の電極としてAl又はAl系合金を用
い、上記配線基板の電極としてAu,Ag,Niもしく
はCu又はこれらの合金のうちの少なくとも一種類を用
いることを特徴とする半導体装置の製造方法。5. The method of manufacturing a semiconductor device according to claim 1 , wherein Al or an Al-based alloy is used as an electrode of said semiconductor element, and Au, Ag, Ni or Cu or an alloy thereof is used as an electrode of said wiring board. A method for manufacturing a semiconductor device, comprising using at least one of the following.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5264517A JP3051617B2 (en) | 1992-10-27 | 1993-10-22 | Method for manufacturing semiconductor device |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4-288533 | 1992-10-27 | ||
| JP28853392 | 1992-10-27 | ||
| JP5264517A JP3051617B2 (en) | 1992-10-27 | 1993-10-22 | Method for manufacturing semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH06224258A JPH06224258A (en) | 1994-08-12 |
| JP3051617B2 true JP3051617B2 (en) | 2000-06-12 |
Family
ID=26546547
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5264517A Expired - Fee Related JP3051617B2 (en) | 1992-10-27 | 1993-10-22 | Method for manufacturing semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3051617B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3437687B2 (en) * | 1994-12-22 | 2003-08-18 | 株式会社東芝 | Semiconductor element mounting structure and liquid crystal display device |
| JP3373701B2 (en) * | 1995-07-18 | 2003-02-04 | 株式会社東芝 | Semiconductor element, semiconductor device and method of manufacturing the same |
-
1993
- 1993-10-22 JP JP5264517A patent/JP3051617B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH06224258A (en) | 1994-08-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100353533C (en) | Semiconductor device and its manufacturing method | |
| US5525545A (en) | Semiconductor chip assemblies and components with pressure contact | |
| US6825552B2 (en) | Connection components with anisotropic conductive material interconnection | |
| US5734199A (en) | Semiconductor device having improved test electrodes | |
| JP2596960B2 (en) | Connection structure | |
| JP3080047B2 (en) | Bump structure and bump structure forming method | |
| US6468830B1 (en) | Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor | |
| JPH04137630A (en) | Semiconductor device | |
| EP0596393B1 (en) | Method of applying bumps on a semiconductor device and connecting it with a printed circuit board | |
| JPH0357617B2 (en) | ||
| CN100390973C (en) | Semiconductor device and method for manufacturing semiconductor device | |
| JP3269390B2 (en) | Semiconductor device | |
| JP3051617B2 (en) | Method for manufacturing semiconductor device | |
| JP2001257239A (en) | Method for manufacturing semiconductor device | |
| JP3064998B2 (en) | Semiconductor device and manufacturing method thereof | |
| JPH02285650A (en) | Semiconductor device and manufacture thereof | |
| JP3505328B2 (en) | Semiconductor device and manufacturing method thereof | |
| JPH08102464A (en) | Projection electrode structure and method of forming the same, connection structure using the projection electrode and method of connecting the same | |
| JP3598058B2 (en) | Circuit board | |
| JP2998507B2 (en) | Method for manufacturing semiconductor device | |
| JPH0714843A (en) | Method for manufacturing semiconductor device | |
| JPH0714966A (en) | Multi-terminal composite lead frame and manufacturing method thereof | |
| JP2003282769A (en) | Chip mounting board, method for manufacturing chip mounting board, and electronic device | |
| JP4213499B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP2609709B2 (en) | Semiconductor chip mounting method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20000314 |
|
| LAPS | Cancellation because of no payment of annual fees |