JP2851315B2 - Driving method of two-terminal type active matrix liquid crystal display device - Google Patents

Driving method of two-terminal type active matrix liquid crystal display device

Info

Publication number
JP2851315B2
JP2851315B2 JP21039489A JP21039489A JP2851315B2 JP 2851315 B2 JP2851315 B2 JP 2851315B2 JP 21039489 A JP21039489 A JP 21039489A JP 21039489 A JP21039489 A JP 21039489A JP 2851315 B2 JP2851315 B2 JP 2851315B2
Authority
JP
Japan
Prior art keywords
liquid crystal
section
voltage
crystal display
active matrix
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP21039489A
Other languages
Japanese (ja)
Other versions
JPH0373925A (en
Inventor
清吾 富樫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHICHIZUN TOKEI KK
Original Assignee
SHICHIZUN TOKEI KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHICHIZUN TOKEI KK filed Critical SHICHIZUN TOKEI KK
Priority to JP21039489A priority Critical patent/JP2851315B2/en
Publication of JPH0373925A publication Critical patent/JPH0373925A/en
Application granted granted Critical
Publication of JP2851315B2 publication Critical patent/JP2851315B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 液晶表示素子は低消費電力のフラットパネルディスプ
レイとして広く応用されている。中でも、スイッチング
素子を各画素に作り込んで駆動するアクティブマトリク
ス方式は大容量高品質の表示素子としてテレビ、情報端
末等に用いられつつある。スイッチング素子としては3
端子型のTFT(薄膜トランジスタ)と2端子型のダイオ
ードやMIM等の非線形抵抗素子が使われる。商品化は3
端子型のTFTが先行したが、2端子型は製造が3端子型
に対して簡単であり、今後が期待されている。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] Liquid crystal display elements are widely applied as flat panel displays with low power consumption. Among them, an active matrix method in which a switching element is formed in each pixel and driven is being used as a large-capacity, high-quality display element in televisions, information terminals, and the like. 3 for switching element
A terminal type TFT (thin film transistor) and a non-linear resistance element such as a two-terminal type diode or MIM are used. Commercialization is 3
Terminal type TFTs preceded, but the two terminal type is easier to manufacture than the three terminal type, and future prospects are expected.

本発明は2端子型のスイッチング素子を用いた2端子
型アクティブマトリクス液晶表示装置の駆動方法に関す
る。
The present invention relates to a method for driving a two-terminal type active matrix liquid crystal display device using two-terminal type switching elements.

〔従来技術とその課題〕[Conventional technology and its problems]

第2図および第3図に従来の2端子型スイッチング素
子を用いたアクティブマトリクス液晶表示素子の画素の
基本配置を示す。
2 and 3 show a basic arrangement of pixels of an active matrix liquid crystal display element using a conventional two-terminal switching element.

第2図はフィリップス社(PHILIPS)により出願され
た方式(特開昭64−33534号公報、特開昭64−33532号公
報)である。C1、C2、C3はデータ線5、R1、R2、R3は走
査線6であり、その交点に対応して液晶表示画素10とダ
イオード群20、21からなる2端子型スイッチング素子が
配置されている。個々のダイオード22は通常アモルファ
スシリコンのpin接合かショットキイ接合で構成され
る。
FIG. 2 shows a system filed by Philips (JP-A-64-33534, JP-A-64-33532). C1, C2, and C3 are data lines 5, R1, R2, and R3 are scanning lines 6, and two-terminal switching elements including a liquid crystal display pixel 10 and diode groups 20 and 21 are arranged corresponding to their intersections. . Each diode 22 is usually formed of a pin junction or a Schottky junction of amorphous silicon.

第3図は本出願人より出願した方式である。(特願平
1−88911号)データ線(或は走査線)5と走査線(或
はデータ線)6の交点に液晶表示画素10と1個のダイオ
ード13から構成される2端子型スイッチング素子が設け
られている。
FIG. 3 shows a system applied by the present applicant. (Japanese Patent Application No. 1-88911) A two-terminal switching element composed of a liquid crystal display pixel 10 and one diode 13 at the intersection of a data line (or scanning line) 5 and a scanning line (or data line) 6 Is provided.

第2図、第3図の方式で用いられる走査信号を第4図
に示す。
FIG. 4 shows the scanning signals used in the system shown in FIGS.

走査信号φ、φ、φはそれぞれのフィールドTA
及びTBの区間TA1、TA2、TA3及びTB1、TB2、TB3で線順次
を選択される信号である。走査信号φについて見る
と、第1の書き込み区間TW1では第1の書き込み電圧VW1
が第2の書き込み区間TW2では第2の書き込み電圧V
W2が、第1の保持区間TH1では第1の保持電圧VH1が第2
の保持区間TH2では第2の保持電圧VH2が印加される。こ
の走査信号の特徴は第1の書き込み区間の直前にリセッ
ト電圧VRが印加されるリセット区間TRが設けられている
事である。
The scanning signals φ 1 , φ 2 , φ 3 correspond to the respective fields T A
And T B are signals for selecting line-sequential in the sections T A1 , T A2 , T A3 and T B1 , T B2 , T B3 . As for the scanning signals phi 1, first the write period T W1 first write voltage V W1
Is the second write voltage V in the second write section TW2 .
W2 is the first holding voltage V H1 in the first holding section T H1 .
Holding voltage V H2 of the holding section T in H2 second is applied. Feature of the scanning signal is that the reset period T R of the reset voltage V R is applied immediately before the first write section is provided.

従来の走査信号を供給するための動作電圧はVR−VW2
となる。
Operating voltage for supplying the conventional scanning signal V R -V W2
Becomes

第4図Zは第4図の走査信号群の各タイミングでの最
大電圧41と最小電圧42を示している。本実施例ではいわ
ゆる行毎反転法を用いているため、走査信号の書き込み
電圧の極性に応じて最大電圧41、最小電圧42が変動す
る。書き込み電圧が第1の書き込み電圧の書き込み区間
のタイミングでは最大電圧と最小電圧の差はVH1−VW1
第2の書き込み電圧の書き込み区間のタイミングではVR
−VW2となる。
FIG. 4Z shows the maximum voltage 41 and the minimum voltage 42 at each timing of the scanning signal group in FIG. In this embodiment, since the so-called row-by-row inversion method is used, the maximum voltage 41 and the minimum voltage 42 vary depending on the polarity of the write voltage of the scanning signal. At the timing of the write section in which the write voltage is the first write voltage, the difference between the maximum voltage and the minimum voltage is V H1 −V W1 ,
At the timing of the write section of the second write voltage, V R
−V W2 .

駆動回路の動作電圧を節約するには、駆動回路の動作
電圧をこの最大電圧と最小電圧の差に設定できる事が公
知である。しかし、第2の書き込み電圧の書き込み区間
のタイミングではこの最大電圧と最小電圧の差が前述の
如くVR−VW2となり、走査信号のピーク対ピーク電圧と
等しく動作電圧の節約にはならない。
It is known that in order to save the operating voltage of the driving circuit, the operating voltage of the driving circuit can be set to the difference between the maximum voltage and the minimum voltage. However, the difference between the second of the maximum voltage and the minimum voltage at the timing of the write voltage writing period of not save V R -V W2, and the peak-to-peak voltage and equal to the operating voltage of the scanning signal as described above.

本発明は従来方式の欠点の解決を目的としている。即
ち、走査信号を供給する駆動回路の動作電圧を大幅に節
約する事の可能な2端子型アクティブマトリクス液晶表
示装置の駆動方法を提供する事が本発明の目的である。
The present invention is directed to overcoming the disadvantages of the prior art. That is, an object of the present invention is to provide a method of driving a two-terminal type active matrix liquid crystal display device which can greatly reduce the operating voltage of a driving circuit for supplying a scanning signal.

〔課題を解決するための手段〕[Means for solving the problem]

本発明は走査信号に工夫を加える事により、従来にお
ける2端子型アクティブマトリクス液晶表示装置の駆動
方法を改善している。即ち、従来連続していたリセット
区間と書き込み区間の間に第3の保持区間を設けた走査
信号を用いる事を特徴としている。
The present invention improves the conventional method of driving a two-terminal type active matrix liquid crystal display device by modifying the scanning signal. That is, it is characterized by using a scanning signal in which a third holding section is provided between a reset section and a writing section, which have been conventionally continuous.

〔実施例〕〔Example〕

以下、実施例に基づき本発明を説明する。 Hereinafter, the present invention will be described based on examples.

第1図は本発明の2端子型アクティブマトリクス液晶
表示装置の駆動方法に於ける走査信号波形の実施例であ
る。
FIG. 1 is an embodiment of a scanning signal waveform in a method for driving a two-terminal type active matrix liquid crystal display device according to the present invention.

走査信号φ 、φ 、φ はそれぞれのフィー
ルドTA及びTBの区間TA1、TA2、TA3及びTB1、TB2、TB3
線順次に選択される信号である。走査信号φについて
見ると、第1の書き込み区間TW1では第1の書き込み電
圧VW1が、第2の書き込み区間TW2では第2の書き込み電
圧VW2が、第1の保持区間TH1では第1の保持電圧V
H1が、第2の保持区間TH2では第2の保持電圧VH2が、リ
セット区間TRではリセット電圧VRが印加される。この走
査信号の特徴はリセット区間と第1の書き込み区間の間
に第3の保持区間が設けられている事である。
Scanning signal φ 1 *, φ 2 *, φ 3 * in each field T A and T interval T A1 of B, T A2, T A3 and T B1, T B2, line-sequentially the signal selected by the T B3 is there. As for the scanning signals phi 1, first the write period T W1 first write voltage V W1 is second in the write section T W2 second write voltage V W2 is, in the first holding section T H1 First holding voltage V
H1 is, the second holding section T H2 in the second holding voltage V H2 is the reset voltage V R the reset period T R is applied. The feature of this scanning signal is that a third holding section is provided between the reset section and the first writing section.

第1図Zは第1図の走査信号群の各タイミングでの
最大電圧11と最小電圧12を示している。本実施例ではリ
セット区間と第1の書き込み区間との間に第3の保持区
間を設けている。その結果従来はリセット区間は他の走
査線に印加される異極性の走査信号の第1の書き込み区
間に対応していたのに対し、本発明ではリセット区間は
他の走査線に印加される同極性の走査信号の第1の書き
込み区間に対応させる事が可能となった。このために、
走査信号の最大電圧であるリセット電圧と最小電圧であ
るVW2が同時に発生しない。その結果本実施例では第1
の書き込み電圧の書き込み区間のタイミングでは最大電
圧と最小電圧の差はVR−VW1、第2の書き込み電圧の書
き込み区間のタイミングではVH1−VW2となる。従来例と
異なり、この最大電圧と最小電圧の差は走査信号のピー
ク対ピーク電圧よりも低く駆動回路の動作電圧の節約が
可能である。
Z * in FIG. 1 shows the maximum voltage 11 and the minimum voltage 12 at each timing of the scanning signal group in FIG. In this embodiment, a third holding section is provided between the reset section and the first writing section. As a result, conventionally, the reset section corresponds to the first write section of a scan signal of a different polarity applied to another scan line, whereas in the present invention, the reset section is applied to the other scan line. This makes it possible to correspond to the first write section of the polarity scanning signal. For this,
The reset voltage, which is the maximum voltage of the scanning signal, and the minimum voltage, VW2, do not occur at the same time. As a result, in this embodiment, the first
The difference between the maximum and minimum voltages at the timing of the write voltage writing period of the V H1 -V W2 at the timing of V R -V W1, write section of the second write voltage. Unlike the conventional example, the difference between the maximum voltage and the minimum voltage is lower than the peak-to-peak voltage of the scanning signal, so that the operating voltage of the driving circuit can be saved.

第5図は第1図の実施例の走査信号を用いて動作電圧
の節約を行った変調後の走査信号の他の実施例である。
第1図Zから可能な最大変調振幅は第1と第2の選択
電圧の差VW1−VW2である。第5図では第1と第2の保持
電圧のの差VH1−VH2で変調を行った。VH1−VH2はVW1−V
W2よりはやや小さい事もあるが、本実施例のように同じ
に設定してもよい。第5図Xで示したVH1−VH2=aでの
変調信号を第1図の走査信号から差し引くと第5図の走
査信号φ **、φ **、φ **となり、動作電圧
がVW1−VW2=VH1−VH2分だけ節約出来る。
FIG. 5 shows another embodiment of the modulated scanning signal in which the operating voltage is reduced by using the scanning signal of the embodiment of FIG.
The maximum modulation amplitude possible from FIG. 1 Z * is the difference V W1 −V W2 between the first and second selection voltages. In FIG. 5, the modulation is performed at the difference V H1 −V H2 between the first and second holding voltages. V H1 −V H2 is V W1 −V
Although it may be slightly smaller than W2, it may be set the same as in this embodiment. Figure 5 X V H1 -V H2 = Subtracting the modulated signal at a from the scanning signal of FIG. 1 FIG. 5 of the scanning signals phi 1 ** shown in, φ 2 **, φ 3 **, and the The operating voltage can be saved by V W1 −V W2 = V H1 −V H2 .

尚、前記第3の保持区間に印加される第3の保持電圧
VH3は第1の保持電圧VH1或は第2の保持電圧VH2とほぼ
等しくすれば駆動回路上やり易く本実施例ではVH1と同
じにしてある。しかしもちろん他の電圧としても構わな
い。
The third holding voltage applied to the third holding section
If V H3 is substantially equal to the first holding voltage V H1 or the second holding voltage V H2 , it is easy to do on the drive circuit, and in this embodiment, it is the same as V H1 . However, of course, other voltages may be used.

〔発明の効果〕〔The invention's effect〕

以上述べた如く本発明では従来の走査信号のリセット
区間と第1の書き込み区間の間に第3の保持区間を設け
ることにより、走査信号の最大電圧であるリセット電圧
VRと最小電圧である第2の書き込み電圧VW2が同時に存
在する事を回避出来る。その結果走査信号を供給する回
路の動作電圧を大幅に節約する事が可能になる。
As described above, in the present invention, by providing the third holding section between the conventional reset section of the scanning signal and the first writing section, the reset voltage which is the maximum voltage of the scanning signal is provided.
The second write voltage V W2 is V R and the minimum voltage can be avoided that the simultaneous presence. As a result, the operating voltage of the circuit for supplying the scanning signal can be greatly reduced.

【図面の簡単な説明】 第1図は本発明の2端子型アクティブマトリクス液晶表
示装置の駆動方法の実施例に於ける走査信号を示す波形
図、第2図および第3図はいずれも2端子型アクティブ
マトリクス液晶表示装置の基本構成を示す回路図、第4
図は従来技術に係る2端子型アクティブマトリクス液晶
表示装置の駆動方法に於ける走査信号を示す波形図、第
5図は本発明の駆動方法の走査信号の他の実施例を示す
波形図である。 5……データ線、 6……走査線、 10……液晶表示画素、 φ 、φ 、φ ……走査信号。
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a waveform diagram showing a scanning signal in an embodiment of a method for driving a two-terminal type active matrix liquid crystal display device of the present invention, and FIGS. Circuit diagram showing the basic configuration of a liquid crystal active matrix liquid crystal display device, FIG.
FIG. 5 is a waveform diagram showing a scanning signal in a driving method of a conventional two-terminal type active matrix liquid crystal display device, and FIG. 5 is a waveform diagram showing another embodiment of the scanning signal in the driving method of the present invention. . 5 ...... data line, 6 ...... scanning lines, 10 ...... liquid crystal display pixel, φ 1 *, φ 2 * , φ 3 * ...... scan signal.

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】マトリクス配置されたデータ線及び走査線
と、該データ線及び走査線の交点に対応して設けられた
液晶表示画素と少なくとも1つの2端子型スイッチング
素子とを有し、前記走査線に印加される走査信号と前記
データ線に印加されるデータ信号により液晶表示画素が
駆動される2端子型アクティブマトリクス液晶表示装置
の駆動方法に於て、 該走査信号は第1の書き込み区間と第1の保持区間と第
2の書き込み区間と第2の保持区間とリセット区間と第
3の保持区間を有し、 リセット区間は他の走査線に印加される同極性の走査信
号の第1の書き込み区間に対応する 事を特徴とする2端子型アクティブマトリクス液晶表示
装置の駆動方法。
1. A scanning device comprising: data lines and scanning lines arranged in a matrix; a liquid crystal display pixel provided at an intersection of the data lines and the scanning lines; and at least one two-terminal switching element; In a driving method of a two-terminal type active matrix liquid crystal display device in which a liquid crystal display pixel is driven by a scanning signal applied to a line and a data signal applied to the data line, the scanning signal includes a first writing period and It has a first holding section, a second writing section, a second holding section, a reset section, and a third holding section. The reset section is the first section of the same polarity scanning signal applied to another scanning line. A method for driving a two-terminal active matrix liquid crystal display device, wherein the method corresponds to a writing section.
【請求項2】第3の保持区間に印加される第3の保持電
圧は第1の保持電圧或いは第2の保持電圧とほぼ等しい 事を特徴とする請求項1記載の2端子型アクティブマト
リクス液晶表示装置の駆動方法。
2. The two-terminal active matrix liquid crystal according to claim 1, wherein the third holding voltage applied to the third holding section is substantially equal to the first holding voltage or the second holding voltage. A method for driving a display device.
JP21039489A 1989-08-15 1989-08-15 Driving method of two-terminal type active matrix liquid crystal display device Expired - Lifetime JP2851315B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21039489A JP2851315B2 (en) 1989-08-15 1989-08-15 Driving method of two-terminal type active matrix liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21039489A JP2851315B2 (en) 1989-08-15 1989-08-15 Driving method of two-terminal type active matrix liquid crystal display device

Publications (2)

Publication Number Publication Date
JPH0373925A JPH0373925A (en) 1991-03-28
JP2851315B2 true JP2851315B2 (en) 1999-01-27

Family

ID=16588602

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21039489A Expired - Lifetime JP2851315B2 (en) 1989-08-15 1989-08-15 Driving method of two-terminal type active matrix liquid crystal display device

Country Status (1)

Country Link
JP (1) JP2851315B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1164823A (en) * 1997-08-21 1999-03-05 Denso Corp Matrix type liquid crystal display device

Also Published As

Publication number Publication date
JPH0373925A (en) 1991-03-28

Similar Documents

Publication Publication Date Title
US7023419B2 (en) Liquid crystal display device
JP3039404B2 (en) Active matrix type liquid crystal display
JP3240367B2 (en) Active matrix type liquid crystal image display
US20130215097A1 (en) Display driving device and method and liquid crystal display apparatus having the same
JPH0228873B2 (en)
JP3402277B2 (en) Liquid crystal display device and driving method
JPS6238709B2 (en)
JPH052208B2 (en)
JP3959256B2 (en) Drive device for active matrix display panel
JPH0973063A (en) Driving method of liquid-crystal display element
JPH03109524A (en) Driving method for display panel and display device
JP2851315B2 (en) Driving method of two-terminal type active matrix liquid crystal display device
JP2859313B2 (en) Driving method of two-terminal type active matrix liquid crystal display device
JPH0364791A (en) Tft liquid crystal display device
JPH06301011A (en) Matrix display device and its driving method
JP2851314B2 (en) Driving method of two-terminal type active matrix liquid crystal display device
JP3532703B2 (en) Liquid crystal display device and driving method thereof
JPH06148676A (en) Active matrix substrate
JPS63259516A (en) Method for driving matrix type liquid crystal display body
JP2001343921A (en) Display device
JP3495745B2 (en) Active matrix panel
JP3485986B2 (en) Liquid crystal display device and driving method thereof
JP3515201B2 (en) Liquid crystal display device and driving method thereof
JPH073521B2 (en) Liquid crystal element drive circuit
JPH07181449A (en) Liquid crystal display element and information transmission device having this liquid crystal display element

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071113

Year of fee payment: 9

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091113

Year of fee payment: 11

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091113

Year of fee payment: 11