JP2790343B2 - Manufacturing method of chip resistor - Google Patents

Manufacturing method of chip resistor

Info

Publication number
JP2790343B2
JP2790343B2 JP1318864A JP31886489A JP2790343B2 JP 2790343 B2 JP2790343 B2 JP 2790343B2 JP 1318864 A JP1318864 A JP 1318864A JP 31886489 A JP31886489 A JP 31886489A JP 2790343 B2 JP2790343 B2 JP 2790343B2
Authority
JP
Japan
Prior art keywords
display unit
protective coat
chip resistor
resistor
printing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1318864A
Other languages
Japanese (ja)
Other versions
JPH03181101A (en
Inventor
勝 須田
龍 荒澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KOOA KK
Original Assignee
KOOA KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KOOA KK filed Critical KOOA KK
Priority to JP1318864A priority Critical patent/JP2790343B2/en
Publication of JPH03181101A publication Critical patent/JPH03181101A/en
Application granted granted Critical
Publication of JP2790343B2 publication Critical patent/JP2790343B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Details Of Resistors (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Non-Adjustable Resistors (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、抵抗値等を印刷してなる表示部を備えたチ
ツプ抵抗の製造方法に関する。
Description: TECHNICAL FIELD The present invention relates to a method for manufacturing a chip resistor provided with a display unit on which a resistance value or the like is printed.

〔従来の技術〕[Conventional technology]

この種のチツプ抵抗は、従来、概略次のようにして製
造されている。
Conventionally, this type of chip resistor is manufactured as follows.

まず、セラミツク粉にバインダ樹脂等を混合させてな
るスラリを薄板状に形成したグリーンシートを用意し、
このグリーンシートに縦横の分割溝をプレスにより形成
してから焼成して硬質のセラミツク基板を得る。次い
で、第6図に示すように、セラミツク基板1の縦横の分
割溝2,3のうち一方の分割溝2を跨ぐ位置に、Agペース
トまたはAg/Pbペーストを印刷形成して電極4となり、
対をなす電極4,4間を連結する位置に抵抗体5を印刷形
成してこれをレーザトリミングした後、この抵抗体5を
被覆する位置にガラス材や樹脂系コート材を印刷形成し
て保護コート6となす。そして、第7図に示すように、
保護コート6と同系列で顔料の異なるマーキングペース
トを用いて、抵抗値や履歴情報を示す数字、文字等の表
示部7を該保護コート6の表面に印刷形成した後、セラ
ミツク基板1を分割溝2,3に沿つて分割し、メツキ等の
必要な処理を施すことにより、第8図に示す如き単品の
チツプ抵抗10を得る。なお、電極4は、分割前にセラミ
ツク基板1の裏面にも形成しておき、さらに分割後は分
割溝2に沿う側面にも形成しておく。また、第8図中の
符号8は、電極4の銀くわれ防止やはんだ濡れ性を確保
するために形成したメツキ層を示している。
First, prepare a green sheet in which a slurry made of ceramic powder mixed with a binder resin and the like is formed in a thin plate shape,
Vertical and horizontal dividing grooves are formed in the green sheet by pressing and then fired to obtain a hard ceramic substrate. Next, as shown in FIG. 6, an Ag paste or an Ag / Pb paste is printed and formed at a position straddling one of the vertical and horizontal division grooves 2 and 3 of the ceramic substrate 1 to form an electrode 4.
After the resistor 5 is printed and formed at the position connecting the pair of electrodes 4 and 4 and laser trimmed, a glass material or a resin coating material is printed and formed at the position where the resistor 5 is covered to protect the resistor 5. Make coat 6. And, as shown in FIG.
After using a marking paste of the same series as the protective coat 6 with a different pigment, a display portion 7 such as a numeral or a character indicating the resistance value or the history information is printed and formed on the surface of the protective coat 6, and then the ceramic substrate 1 is divided into divided grooves. The wafer is divided along lines 2 and 3 and subjected to necessary processing such as plating to obtain a single chip resistor 10 as shown in FIG. The electrodes 4 are formed on the back surface of the ceramic substrate 1 before the division, and are formed on the side surfaces along the division grooves 2 after the division. Reference numeral 8 in FIG. 8 denotes a plating layer formed for preventing silver cracking of the electrode 4 and ensuring solder wettability.

このようにして製造されたチツプ抵抗10は、テーピン
グ包装された後、第8図に示すように、自動マウンタの
吸着ノズル11で保護コート6の表面を吸引チヤツキング
することによりプリント配線板上の所定位置へ実装さ
れ、実装後の各チツプ抵抗10の天面には抵抗値等を示す
表示部7が露出する。
After the chip resistor 10 manufactured in this manner is wrapped in a tape, as shown in FIG. The display unit 7 that shows the resistance value and the like is exposed on the top surface of each chip resistor 10 after mounting.

〔発明が解決しようとする課題〕[Problems to be solved by the invention]

ところで、近年チツプ抵抗はますます小型化されてい
るが、視認性を考慮して表示部7をあまり小さくするこ
とはできないので、相対的に、保護コート6の表面に大
きく表示部7が露出するようになつており、その結果、
第8図に示すように、自動マウンタの吸着ノズル11が表
示部7の数字等にかかつた状態でチツプ抵抗10を吸引チ
ヤツキングさせるを得なかつた。しかしながら、従来の
チツプ抵抗10は前述したように、保護コート6の表面に
表示部7が印刷形成されているので、この表示部7の厚
みにより、チヤツキング時に吸着ノズル11と保護コート
6との間にすき間12ができて空気漏れを起こしやすく、
この空気漏れが原因でチヤツキング不良を招来する危険
性があつた。
By the way, the chip resistance has been increasingly reduced in recent years, but since the display unit 7 cannot be made too small in view of visibility, the display unit 7 is relatively large exposed on the surface of the protective coat 6. And as a result,
As shown in FIG. 8, the suction resistance 11 of the automatic mounter has to be sucked and chucked by the chip resistance 10 in a state where the suction nozzle 11 is over the numeral or the like of the display unit 7. However, as described above, the conventional chip resistor 10 has the display portion 7 formed by printing on the surface of the protective coat 6. Therefore, the thickness of the display portion 7 causes the distance between the suction nozzle 11 and the protective coat 6 during the chucking. The gap 12 is created and air leaks easily occur,
There was a danger that this air leak would cause a poor chucking.

したがつて本発明の目的とするところは、上記従来技
術の課題を解消し、チヤツキング不良を起こしにくいチ
ツプ抵抗を提供することにある。
SUMMARY OF THE INVENTION It is therefore an object of the present invention to solve the above-mentioned problems of the prior art and to provide a chip resistor which is less likely to cause a chucking failure.

〔課題を解決するための手段〕[Means for solving the problem]

上記目的を達成するために、本発明は、抵抗体を被覆
する位置に、表示部の形状に合致する凹部を有する保護
コートを印刷形成し、該凹部内に該表示部用のペースト
(マーキングペースト)を充填せしめる印刷を行うこと
によつて、該凹部内を表示部となすようにした。
In order to achieve the above object, according to the present invention, a protective coat having a concave portion conforming to the shape of a display portion is formed by printing at a position covering a resistor, and a paste (marking paste) for the display portion is formed in the concave portion. By performing printing to fill in (3), the inside of the concave portion serves as a display portion.

〔作用〕[Action]

上記手段によれば、保護コートの凹部内に設けた表示
部の表面が該保護コートの表面とほぼ同一面となるの
で、自動マウンタの吸着ノズルが該表示部にかかつた状
態で吸引チヤツキングが行われても空気漏れはほとんど
起こらず、チヤツキング不良を回避することができる。
According to the above means, since the surface of the display unit provided in the concave portion of the protective coat is substantially the same as the surface of the protective coat, suction chucking is performed with the suction nozzle of the automatic mounter over the display unit. Even if it is performed, air leakage hardly occurs, and it is possible to avoid a poor chucking.

〔実施例〕〔Example〕

以下、本発明の実施例を図に基づいて説明する。 Hereinafter, embodiments of the present invention will be described with reference to the drawings.

第1図は本発明の一実施例に係るチツプ抵抗の断面
図、第2図ないし第5図はこのチツプ抵抗の製造工程を
示す説明図であり、第6図ないし第8図と対応する部分
には同一符号が付してある。
FIG. 1 is a cross-sectional view of a chip resistor according to an embodiment of the present invention, and FIGS. 2 to 5 are explanatory views showing the steps of manufacturing the chip resistor, corresponding to FIGS. 6 to 8. Have the same reference numerals.

第1図に示すチツプ抵抗10は、抵抗体5を被覆する保
護コート6に所定の数字形状に延びる凹溝9が設けてあ
り、この凹溝9内にマーキングペーストが充填させてあ
るので、凹溝9と同形状の表示部7が天面に露出してい
る。そして、表示部7の表面が保護コート6の表面とほ
ぼ同一面になつていることから、このチツプ抵抗10の天
面はほとんど平坦面と見なすことができる。なお、この
チツプ抵抗10の特に説明しない部分の構成は、先に説明
した従来品と同等である。
In a chip resistor 10 shown in FIG. 1, a concave groove 9 extending in a predetermined numeral shape is provided in a protective coat 6 covering a resistor 5, and the concave groove 9 is filled with a marking paste. The display portion 7 having the same shape as the groove 9 is exposed on the top surface. Since the surface of the display unit 7 is substantially flush with the surface of the protective coat 6, the top surface of the chip resistor 10 can be regarded as almost flat. The configuration of the chip resistor 10 which is not particularly described is the same as that of the conventional product described above.

また、上記チツプ抵抗10の製造方法は、分割前のセラ
ミツク基板1に電極4および抵抗体5を印刷形成してレ
ーザトリミングする工程までは従来技術と同等である
が、この後、第2図に示す如きマスク13を用いて、抵抗
体5を被覆する位置にホウケイ酸鉛ガラスを印刷し、こ
れを乾燥後に焼成して第3図に示す如き保護コート6を
形成する。すなわち、このマスク13は、ステンレス等か
らなるメツシユ状のスクリーンに、保護コート6の形状
に相当する部分を除いて乳剤13aを塗着させたもので、
該スクリーンの一部に、後刻印刷する表示部7の形状に
合致させた数字形状の乳剤13aが塗着させてあることか
ら、このマスク13を用いて印刷形成させる保護コート6
には表示部7の形状に合致する凹溝9が形成される。た
だし、この凹溝9の深さは、印刷段階では抵抗体5の表
面にまで到達しているが、その後の乾燥・焼成段階で周
囲のガラス材が若干量流れ込むため、焼成後には第3図
に示すように浅くなつている。
The method of manufacturing the chip resistor 10 is the same as that of the prior art up to the step of printing and forming the electrode 4 and the resistor 5 on the ceramic substrate 1 before division and laser trimming. Using a mask 13 as shown, lead borosilicate glass is printed at the position where the resistor 5 is to be coated, and after drying, it is fired to form a protective coat 6 as shown in FIG. That is, the mask 13 is obtained by coating an emulsion 13a on a mesh-shaped screen made of stainless steel or the like except for a portion corresponding to the shape of the protective coat 6.
Since a part of the screen is coated with a numeral-shaped emulsion 13a conforming to the shape of the display unit 7 to be printed later, the protective coat 6 formed by printing using the mask 13 is formed.
Is formed with a concave groove 9 conforming to the shape of the display unit 7. However, the depth of the concave groove 9 reaches the surface of the resistor 5 in the printing stage, but a small amount of the surrounding glass material flows in the subsequent drying / firing stage. It is shallow as shown.

こうして所定形状の凹溝9を有する保護コート6を印
刷形成した後、第4図に示す如きマスク14を用いて、ガ
ラス材を主成分とするマーキングペーストを凹溝9内に
充填せしめる印刷を行い、これを乾燥後に焼成して、第
5図に示す如き所定の数字形状の表示部7は形成する。
すなわち、ここで用いるマスク14は、メツシユ状のスク
リーンに、表示部7の数字形状に相当する部分を除いて
乳剤14aを塗着させたもので、例えば画像処理による公
知の技術を使つてこのマスク14をセラミツク基板1上で
位置合わせすることにより、極めて高い精度で凹溝9内
への印刷が行え、表示部7の表面を保護コート6の表面
と同一面となすことができる。
After the protective coat 6 having the groove 9 of a predetermined shape is formed by printing in this manner, printing is performed by filling the groove 9 with a marking paste mainly composed of a glass material using a mask 14 as shown in FIG. This is dried and baked to form a display portion 7 having a predetermined numeral shape as shown in FIG.
That is, the mask 14 used here is formed by coating the emulsion 14a on a mesh-shaped screen except for the portion corresponding to the numeral shape of the display unit 7. For example, the mask 14 is formed by using a known technique by image processing. By positioning the 14 on the ceramic substrate 1, printing can be performed in the concave groove 9 with extremely high accuracy, and the surface of the display unit 7 can be made flush with the surface of the protective coat 6.

そして、表示部7を印刷形成した後、セラミツク基板
1を縦横の分割溝2,3に沿つて分割し、メツキ等の必要
な処理を施すことにより、第1図に示す如き単品のチツ
プ抵抗10を得る。
Then, after the display portion 7 is formed by printing, the ceramic substrate 1 is divided along the vertical and horizontal dividing grooves 2 and 3, and necessary processing such as plating is performed to obtain a single chip resistor 10 as shown in FIG. Get.

このようにして製造されたチツプ抵抗10は、天面がほ
とんど平坦面になつているので、自動マウンタの吸着ノ
ズルが表示部7にかかつた状態で吸引チヤツキングが行
われても空気漏れはほとんど起こらず、つまり従来問題
となつていた表示部の厚みに起因する空気漏れが回避さ
れており、実装時におけるチヤツキング不良の発生率を
大幅に減じることができる。
Since the chip resistor 10 manufactured in this manner has an almost flat top surface, almost no air leakage occurs even if suction chucking is performed with the suction nozzle of the automatic mounter closed to the display unit 7. This does not occur, that is, air leakage caused by the thickness of the display unit, which has been a problem in the past, is avoided, and the occurrence rate of chucking failure during mounting can be significantly reduced.

なお、表示部7の形状は数字に限らず、文字や記号で
あつても良い。
The shape of the display unit 7 is not limited to a numeral, but may be a character or a symbol.

また、保護コート6や表示部7の材料として、エポキ
シ等の樹脂系コート材を用いても良い。
Further, as a material of the protective coat 6 and the display unit 7, a resin-based coating material such as epoxy may be used.

〔発明の効果〕〔The invention's effect〕

以上説明したように、本発明は、保護コートの凹溝内
にマーキングペーストを充填することにより該凹溝内を
表示部となし、該表示部の表面が保護コートの表面とほ
ぼ同一面となるようにしてあるので、自動マウンタの吸
着ノズルが該表示部にかかつた状態で吸引チヤツキング
が行われても空気漏れはほとんど起こらず、よつてチヤ
ツキング不良を起こしにくく自動実装に好適なチツプ抵
抗を提供することができる。
As described above, according to the present invention, the inside of the concave groove is formed as a display unit by filling the concave groove of the protective coat with the marking paste, and the surface of the display unit is substantially flush with the surface of the protective coat. Thus, even if suction chucking is performed while the suction nozzle of the automatic mounter is over the display unit, almost no air leakage occurs, and therefore, a chipping resistance that is less likely to cause a poor chucking and is suitable for automatic mounting is provided. Can be provided.

【図面の簡単な説明】[Brief description of the drawings]

第1図は本発明の一実施例に係るチツプ抵抗の断面図、
第2図ないし第5図はこのチツプ抵抗の製造方法を説明
するためのもので、第2図は保護コートの印刷に用いる
マスクの平面図、第3図は保護コートを印刷した状態を
示す断面図、第4図は表示部の印刷に用いるマスクの平
面図、第5図は表示部を印刷した状態を示す平面図、第
6図ないし第8図は従来技術を説明するためのもので、
第6図は製造段階で保護コートを印刷した状態を示す平
面図、第7図は製造段階で表示部を印刷した状態を示す
平面図、第8図は完成したチツプ抵抗を自動マウンタで
吸引チヤツキングしている状態を示す断面図である。 1……セラミツク基板(絶縁基板)、4……電極、5…
…抵抗体、6……保護コート、7……表示部、9……凹
溝(凹部)、10……チツプ抵抗。
FIG. 1 is a sectional view of a chip resistor according to one embodiment of the present invention,
2 to 5 are views for explaining the method of manufacturing the chip resistor. FIG. 2 is a plan view of a mask used for printing a protective coat, and FIG. 3 is a cross section showing a state where the protective coat is printed. FIG. 4, FIG. 4 is a plan view of a mask used for printing the display unit, FIG. 5 is a plan view showing a state where the display unit is printed, and FIG. 6 to FIG.
FIG. 6 is a plan view showing a state in which a protective coat is printed in a manufacturing stage, FIG. 7 is a plan view showing a state in which a display section is printed in a manufacturing stage, and FIG. It is sectional drawing which shows the state which performs. 1 ... ceramic substrate (insulating substrate), 4 ... electrode, 5 ...
... Resistor, 6... Protective coat, 7... Display part, 9... Concave groove (recess), 10.

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】絶縁基板に電極と抵抗体とを印刷した後、
上記抵抗体を被覆する位置に表面に所定形状の凹部を有
する保護コートをマスキング印刷し、しかる後、上記凹
部内に表示部用のペーストを充填せしめるマスキング印
刷を行うことを特徴とするチップ抵抗の製造方法。
After printing an electrode and a resistor on an insulating substrate,
Masking printing a protective coat having a concave portion of a predetermined shape on the surface at a position to cover the resistor, and then performing masking printing to fill the concave portion with a paste for a display unit. Production method.
JP1318864A 1989-12-11 1989-12-11 Manufacturing method of chip resistor Expired - Lifetime JP2790343B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1318864A JP2790343B2 (en) 1989-12-11 1989-12-11 Manufacturing method of chip resistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1318864A JP2790343B2 (en) 1989-12-11 1989-12-11 Manufacturing method of chip resistor

Publications (2)

Publication Number Publication Date
JPH03181101A JPH03181101A (en) 1991-08-07
JP2790343B2 true JP2790343B2 (en) 1998-08-27

Family

ID=18103814

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1318864A Expired - Lifetime JP2790343B2 (en) 1989-12-11 1989-12-11 Manufacturing method of chip resistor

Country Status (1)

Country Link
JP (1) JP2790343B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003007573A (en) * 2001-06-27 2003-01-10 Rohm Co Ltd Structure and manufacturing method of laminated chip type electronic component

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS577901A (en) * 1980-06-18 1982-01-16 Mitsubishi Electric Corp Method of indicating electronic part
JPS5917295A (en) * 1982-07-20 1984-01-28 シャープ株式会社 Printed circuit board
JPS5956704U (en) * 1982-10-07 1984-04-13 アルプス電気株式会社 chip resistance

Also Published As

Publication number Publication date
JPH03181101A (en) 1991-08-07

Similar Documents

Publication Publication Date Title
JPH07106729A (en) Manufacture of thick film circuit component
JP3967553B2 (en) Chip resistor manufacturing method and chip resistor
KR100298251B1 (en) Chip parts
JP2790343B2 (en) Manufacturing method of chip resistor
JP3167968B2 (en) Manufacturing method of chip resistor
EP0398572A1 (en) Method of manufacturing a thick film resistor element
TWI817476B (en) Chip resistor and method of manufacturing chip resistor
JPH0521204A (en) Square-shaped chip resistor and manufacture thereof
JP3297642B2 (en) Chip resistor
JP2887581B2 (en) Chip type electronic components
JPH0770365B2 (en) Chip type electronic parts
JPH06295801A (en) Chip resistor and production thereof
US11657932B2 (en) Chip component
JPH04280401A (en) Chip resistor and its manufacture
JP3533369B2 (en) Chip type resistor
JP3659432B2 (en) Manufacturing method of electronic parts
JP2866808B2 (en) Manufacturing method of chip resistor
JP3110677B2 (en) Chip resistor
JP3561635B2 (en) Network resistor and manufacturing method thereof
JP2822793B2 (en) Magnetoresistive element and method of manufacturing the same
JPH062241Y2 (en) Chip resistance
JPH07211504A (en) Terminal electrode for surface-mounting type electronic parts and its production
JP2781043B2 (en) Manufacturing method of glazed ceramic substrate
JPH07142203A (en) Chip resistor
JPH0653004A (en) Rectangular chip resistor and its manufacture

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090612

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100612

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100612

Year of fee payment: 12