JP2778744B2 - IC electrode forming method - Google Patents

IC electrode forming method

Info

Publication number
JP2778744B2
JP2778744B2 JP14860489A JP14860489A JP2778744B2 JP 2778744 B2 JP2778744 B2 JP 2778744B2 JP 14860489 A JP14860489 A JP 14860489A JP 14860489 A JP14860489 A JP 14860489A JP 2778744 B2 JP2778744 B2 JP 2778744B2
Authority
JP
Japan
Prior art keywords
electrode
plated
low
forming
point metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP14860489A
Other languages
Japanese (ja)
Other versions
JPH0312932A (en
Inventor
悦四 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP14860489A priority Critical patent/JP2778744B2/en
Publication of JPH0312932A publication Critical patent/JPH0312932A/en
Application granted granted Critical
Publication of JP2778744B2 publication Critical patent/JP2778744B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】 〔発明の目的〕 (産業上の利用分野) 本発明は、突起電極(バンプ)を有するICの電極形成
方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Industrial application field) The present invention relates to a method for forming an electrode of an IC having a bump electrode (bump).

(従来の技術) IC部品の実装において、小型化、ローコスト化の要望
にともない、フェースダウンボンディングが用いられる
ようになっている。そして、このフェースダウンボンデ
ィングには、一般に、バンプと呼ばれる突起電極を設け
たICを使用する。
(Prior Art) In mounting IC components, face-down bonding has come to be used in accordance with a demand for miniaturization and low cost. For this face-down bonding, an IC provided with a bump electrode called a bump is generally used.

第2図はICの一例を示すものである。このIC1は、IC
本体2のAl(アルミニウム)からなる電極部3上にAu
(金)を湿式メッキ法により15〜30μm盛上げて突起電
極4を形成したもので、電極部3と突起電極4のAu
(金)との間に、Cr(クロム)、Ti(チタニウム)等の
接着力強化層5およびCu(銅)、Pb(鉛)、Pt(白金)
等の拡散防止層6をスパッタリング法により形成してい
る。
FIG. 2 shows an example of an IC. This IC1 is an IC
Au is placed on the electrode portion 3 made of Al (aluminum) of the main body 2.
(Protruded electrode 4) formed by raising (gold) by 15 to 30 μm by wet plating method.
(Gold), an adhesion reinforcing layer 5 of Cr (chromium), Ti (titanium), etc. and Cu (copper), Pb (lead), Pt (platinum)
Is formed by a sputtering method.

そして、第3図(a)に示すように、上記IC1を、こ
のIC1との接続電極を有する配線パターン7を形成した
ガラス、セラミック等の平坦度のよい配線基板8上に配
置し、第3図(b)のように、配線パターン7上にIC1
の各突起電極4を位置合せしながら押し当て、接着剤9
または機械的手段により固定し、フェースダウンボンデ
ィングを行なう。
Then, as shown in FIG. 3 (a), the IC1 is placed on a wiring board 8 having good flatness, such as glass or ceramic, on which a wiring pattern 7 having connection electrodes with the IC1 is formed. As shown in FIG.
And pressing each of the bump electrodes 4 with the adhesive 9
Alternatively, they are fixed by mechanical means and face-down bonding is performed.

上記のようなフェースダウンボンディングでは、ICの
各突起電極と接続電極とが電気的、機械的に接続してい
ること、および、リペア時にICを迅速に交換可能である
ことが重要である。
In the face-down bonding as described above, it is important that each protruding electrode of the IC and the connection electrode are electrically and mechanically connected, and that the IC can be quickly replaced at the time of repair.

しかし、ICの各突起電極の高さは、その形成時に多少
のばらつきが生じるため、接続の信頼性を落している。
また、接着法および機械的固定法のいずれもリペア性が
良くないという問題がある。
However, the height of each protruding electrode of the IC varies somewhat during its formation, which reduces the reliability of connection.
In addition, there is a problem that both the bonding method and the mechanical fixing method have poor repairability.

そこで、これらの問題を解消する方法として、ICの各
突起電極上に柔らかな低融点金属を浸漬法により融着し
た上で、フェースダウンボンディングする方法(LMC
法)が提案されている。このLMC法によれば、低融点金
属が各突起電極の高さのばらつきを吸収し、また、ICと
配線基板とを固定する前に電気的特性をチェックし、不
良ICであれば、簡単に取り換えることができるという利
点がある。
Therefore, as a method of solving these problems, a soft low-melting metal is fused on each protruding electrode of the IC by immersion and then face-down bonded (LMC
Law) has been proposed. According to this LMC method, the low melting point metal absorbs the variation in the height of each protruding electrode, and checks the electrical characteristics before fixing the IC and the wiring board. It has the advantage that it can be replaced.

しかし、上記LMC法においても、電極ピッチが細かく
なると、各突起電極に融着する低融点金属の量のばらつ
きが問題になる。すなわち、低融点金属の量が多いと、
ICと配線基板との圧接時に低融点金属がはみ出し、隣接
電極同志のショートが起り、また、少なすぎれば接続が
不安定になる。
However, also in the above-mentioned LMC method, when the electrode pitch becomes fine, variation in the amount of the low melting point metal fused to each protruding electrode becomes a problem. That is, if the amount of the low melting point metal is large,
When the IC and the wiring board are pressed against each other, the low-melting-point metal protrudes, causing a short circuit between adjacent electrodes, and if the amount is too small, the connection becomes unstable.

(発明が解決しようとする課題) 上述のように、LMC法においては、各突起電極に低融
点金属を適量で安定して付けることが重要である。
(Problems to be Solved by the Invention) As described above, in the LMC method, it is important to stably attach an appropriate amount of a low melting point metal to each protruding electrode.

本発明は、ICの各突起電極に低融点金属を適量だけ安
定して接合することを目的とするものである。
An object of the present invention is to stably bond an appropriate amount of a low-melting-point metal to each protruding electrode of an IC.

〔発明の構成〕[Configuration of the invention]

(課題を解決するための手段) 本発明は、ICに設けられた突起電極上に低融点金属を
接合するICの電極形成方法であって、メッキ電極板を用
いる。このメッキ電極板は、絶縁板上に導電膜を形成す
るとともに、この導電膜上に絶縁膜を形成し、かつ、こ
の絶縁膜の上記ICの突起電極と対応する位置に上記導電
膜を電極部として露出している。そして、このメッキ電
極板の露出した電極部上に上記低融点金属をメッキして
メッキ片を形成し、このメッキ片に上記ICの突起電極を
圧接して接合するものである。
(Means for Solving the Problems) The present invention is a method for forming an electrode of an IC in which a low-melting-point metal is bonded on a protruding electrode provided on the IC, and uses a plated electrode plate. This plated electrode plate is formed by forming a conductive film on an insulating plate, forming an insulating film on the conductive film, and placing the conductive film in a position of the insulating film corresponding to the projecting electrode of the IC. It is exposed as. Then, the low-melting point metal is plated on the exposed electrode portion of the plated electrode plate to form a plated piece, and the protruding electrode of the IC is joined to the plated piece by pressing.

(作用) 本発明では、メッキ電極板の各電極部上に低融点金属
をメッキしてメッキ片を形成することにより、メッキ片
を定量状態で安定して形成でき、このメッキ片をICの各
突起電極に圧接し、各突起電極に低融点金属を接合する
ことにより、各突起電極における低融点金属をばらつき
のないものとすることができる。
(Function) In the present invention, by forming a plating piece by plating a low melting point metal on each electrode portion of the plating electrode plate, the plating piece can be formed stably in a fixed state, and this plating piece can be The low-melting-point metal in each of the projecting electrodes can be made uniform by being pressed against the projecting electrodes and joining the low-melting-point metal to each of the projecting electrodes.

(実施例) 以下、本発明の一実施例を図面を参照して説明する。Hereinafter, an embodiment of the present invention will be described with reference to the drawings.

第1図(a1)(a2)に示すように、ガラス等からなる
絶縁板11上にCr(クロム)、ITO等の導電膜12をスパッ
タリング法、蒸着等により形成し、この導電膜12上にSi
N(窒化珪素)等の絶縁膜13をCVD法、スパッタリング法
等により形成する。そして、この絶縁膜13上に対してレ
ジスト塗布・露光・エッチング・レジスト剥離のエッチ
ング処理を行なって、上記IC1の各突起電極4に対応す
る所定位置の絶縁膜13を部分的にそれぞれ除去し、この
部分の導電膜12を電極部14として露出形成し、メッキ電
極板15を形成する。
As shown in FIGS. 1 (a 1 ) and (a 2 ), a conductive film 12 of Cr (chromium), ITO, or the like is formed on an insulating plate 11 made of glass or the like by a sputtering method, evaporation, or the like. Si on
An insulating film 13 such as N (silicon nitride) is formed by a CVD method, a sputtering method, or the like. Then, the insulating film 13 is subjected to an etching process of resist application, exposure, etching, and resist stripping to partially remove the insulating film 13 at a predetermined position corresponding to each of the bump electrodes 4 of the IC 1. The conductive film 12 in this portion is exposed and formed as an electrode portion 14, and a plated electrode plate 15 is formed.

つぎに、上記メッキ電極板15をIn(インジウム)、Sn
(錫)、Pb(鉛)、半田等の柔らかな低融点金属のメッ
キ液中に浸漬して電解メッキし、第1図(b)のよう
に、メッキ電極板15の露出した各電極部14上にのみ数μ
m厚、例えば5〜10μm厚の低融点金属を厚膜メッキ
し、メッキ片16を形成する。
Next, the plated electrode plate 15 was coated with In (indium), Sn
Each of the exposed electrode portions 14 of the plated electrode plate 15 is immersed in a plating solution of a soft low-melting metal such as (tin), Pb (lead), solder, or the like, as shown in FIG. Only a few μ on top
A low-melting metal having a thickness of, for example, 5 to 10 μm is plated with a thick film to form a plating piece 16.

この場合、絶縁板11上の導電膜12の金属と低融点金属
のメッキ片16とは容易に剥離できる材料の組合せで行な
う。例えば、導電膜12の金属としてCrを用いた場合に
は、低融点金属としてInを用いる。そして、このInのメ
ッキ片16の上にさらにSnの電解メッキを適当厚、例えば
3μm厚にメッキする。これは、最終的に加熱フェース
ダウンボンディングしたときIn/Snの合金となり、接合
力の信頼性を向上させるためである。このようにして得
られる各メッキ片16は、各電極部14ごとに分離したもの
であり、その形状、寸法も安定したものである。
In this case, the metal of the conductive film 12 on the insulating plate 11 and the plated piece 16 of the low melting point metal are formed using a combination of materials that can be easily separated. For example, when Cr is used as the metal of the conductive film 12, In is used as the low melting point metal. Then, Sn electrolytic plating is further plated on the In plating piece 16 to an appropriate thickness, for example, 3 μm. This is because the alloy becomes an In / Sn alloy when the face-down bonding is finally performed by heating, and the reliability of the bonding force is improved. Each plating piece 16 obtained in this manner is separated for each electrode portion 14, and has a stable shape and dimensions.

つぎに、第1図(c)に示すように、上記各電極部14
上にメッキ片16を設けたメッキ電極板15上にIC1を配置
するこのIC1は、前記のように、各突起電極4をメッキ
法により形成したものであり、メッキ電極板15の各メッ
キ片16上にIC1の各突起電極4を同時に位置合せして、
各メッキ片16上に各突起電極4を圧接する。この場合、
各メッキ片16と各突起電極4とを位置合せと同時に180
〜200℃程度に加熱して圧接してもよい。
Next, as shown in FIG.
IC1 is arranged on a plating electrode plate 15 provided with a plating piece 16 thereon. As described above, this IC1 is obtained by forming each protruding electrode 4 by a plating method. At the same time, align each protruding electrode 4 of IC1
Each protruding electrode 4 is pressed on each plating piece 16. in this case,
Align each plated piece 16 with each protruding electrode 4 at the same time
It may be heated to about 200 ° C. and pressed.

そして、第1図(d)に示すように、IC1の各突起電
極4にメッキ片16を転写し、これによって、各突起電極
4上に低融点金属を接合する。このようにして、IC1の
各突起電極4に低融点金属をばらつきなく安定して融着
することができる。すなわち、浸漬法により低融点金属
を融着するものと比べると、はるかにその効果が大き
い。このことは、結果的に、チップオングラスなどのフ
ェースダウンボンディングを安定に行なうことを可能に
し、さらに、電極間距離(ピッチ)の微細化を可能にし
ている。
Then, as shown in FIG. 1 (d), the plating pieces 16 are transferred to the respective projecting electrodes 4 of the IC 1 and, thereby, a low melting point metal is joined onto the respective projecting electrodes 4. In this manner, the low-melting-point metal can be stably fused to each protruding electrode 4 of the IC 1 without variation. That is, the effect is far greater than that of the method of fusing a low melting point metal by the immersion method. As a result, it is possible to stably perform face-down bonding such as chip-on-glass, and to further reduce the distance (pitch) between electrodes.

また、本発明の実施にあたっては、第1図(a2)に示
すように、1個のメッキ電極板15に多数個のIC1に対応
する電極部14を形成することにより、同時に数10個のIC
1の各突起電極4にメッキ片16の転写を行なうことがで
きる。
In practicing the present invention, as shown in FIG. 1 (a 2 ), by forming electrode portions 14 corresponding to a large number of ICs 1 on one plated electrode plate 15, several tens of I c
The plating piece 16 can be transferred to each of the projecting electrodes 4.

なお、上記実施例では、メッキ電極板15の絶縁膜13に
SiN等を用いているが、絶縁膜13としては基本的にどの
ようなものでもよく、レジストそのものでもよい。
In the above embodiment, the insulating film 13 of the plated electrode plate 15
Although SiN or the like is used, the insulating film 13 may be basically any type, and may be the resist itself.

また、本発明は、配線基板へのフェースダウンボンデ
ィングに限らず、テープ・オートメーテッド・ボンディ
ング(TAB)におけるインナー・リード・ボンディング
にも適用することができる。
Further, the present invention can be applied not only to face-down bonding to a wiring board but also to inner lead bonding in tape automated bonding (TAB).

すなわち、低温度によるボンディングを安定に行なう
ことができ、その結果、テープ自身も安価なポリエステ
ルを利用することができる。
That is, bonding at a low temperature can be stably performed, and as a result, the tape itself can use inexpensive polyester.

〔発明の効果〕〔The invention's effect〕

本発明によれば、ICの各突起電極に低融点金属を適量
ずつばらつきなく安定して接合することができ、電極ピ
ッチが細かい場合にも確実な接続を行なうことができ
る。
According to the present invention, a low-melting-point metal can be stably bonded to each projecting electrode of an IC in an appropriate amount without variation, and reliable connection can be performed even when the electrode pitch is fine.

【図面の簡単な説明】[Brief description of the drawings]

第1図(a1)(a2)(b)(c)(d)は本発明の方法
の一実施例を示す説明図、第2図はICの一部の断面図、
第3図(a)(b)はフェースダウンボンディング状態
を示す説明図である。 1……IC、4……突起電極、11……絶縁板、12……導電
膜、13……絶縁膜、14……電極部、15……メッキ電極
板、16……メッキ片。
Explanatory view showing an embodiment of a method of Figure 1 (a 1) (a 2) (b) (c) (d) the present invention, FIG. 2 cross-sectional view of part of IC,
FIGS. 3A and 3B are explanatory views showing a face-down bonding state. DESCRIPTION OF SYMBOLS 1 ... IC, 4 ... Protrusion electrode, 11 ... Insulating plate, 12 ... Conducting film, 13 ... Insulating film, 14 ... Electrode part, 15 ... Plating electrode plate, 16 ... Plating piece.

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】ICに設けられた突起電極上に低融点金属を
接合するICの電極形成方法であって、 絶縁板上に導電膜を形成するとともに、この導電膜上に
絶縁膜を形成し、かつ、この絶縁膜の上記ICの突起電極
と対応する位置に上記導電膜を電極部として露出したメ
ッキ電極板を用い、 このメッキ電極板の露出した電極部上に上記低融点金属
をメッキしてメッキ片を形成し、 このメッキ片に上記ICの突起電極を圧接して接合する ことを特徴とするICの電極形成方法。
1. A method for forming an electrode of an IC, comprising joining a low-melting metal to a protruding electrode provided on the IC, comprising: forming a conductive film on an insulating plate; and forming an insulating film on the conductive film. And using a plated electrode plate having the conductive film exposed as an electrode portion at a position corresponding to the projecting electrode of the IC on the insulating film, and plating the low melting point metal on the exposed electrode portion of the plated electrode plate. A method for forming an electrode of an IC, comprising: forming a plated piece by pressing the projecting electrode of the IC;
JP14860489A 1989-06-12 1989-06-12 IC electrode forming method Expired - Fee Related JP2778744B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14860489A JP2778744B2 (en) 1989-06-12 1989-06-12 IC electrode forming method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14860489A JP2778744B2 (en) 1989-06-12 1989-06-12 IC electrode forming method

Publications (2)

Publication Number Publication Date
JPH0312932A JPH0312932A (en) 1991-01-21
JP2778744B2 true JP2778744B2 (en) 1998-07-23

Family

ID=15456490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14860489A Expired - Fee Related JP2778744B2 (en) 1989-06-12 1989-06-12 IC electrode forming method

Country Status (1)

Country Link
JP (1) JP2778744B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05243232A (en) * 1992-03-02 1993-09-21 Sharp Corp Manufacture of solder bump electrode

Also Published As

Publication number Publication date
JPH0312932A (en) 1991-01-21

Similar Documents

Publication Publication Date Title
US6395993B1 (en) Multilayer flexible wiring boards
EP0689240A1 (en) Bonded structure and methods for forming this structure
JPH027180B2 (en)
JPH11219420A (en) Ic card module, ic card and their manufacture
JP2001144206A (en) Multi-layer structured flexible wiring board and manufacturing method therefor
EP0675674B1 (en) Film circuit metal system for use with bumped IC packages
EP0262580A2 (en) Method of electrically bonding two objects
JP2778744B2 (en) IC electrode forming method
JP2643613B2 (en) Method of forming electrical connection contact and method of mounting electronic component
JPH0750726B2 (en) Semiconductor chip mounting body
JPH0357617B2 (en)
JPH1131877A (en) Method for testing printed wiring board and electric parts
JP2699726B2 (en) Semiconductor device mounting method
JP2721580B2 (en) Method for manufacturing semiconductor device
JPS6318335B2 (en)
EP0827190A2 (en) Bump structure and methods for forming this structure
JP2895568B2 (en) Electric circuit members
JPS62287647A (en) Connecting bump semiconductor chip
JPH01226162A (en) Connection of semiconductor chip
JP2767978B2 (en) Solder pad manufacturing method and solder pad
JPH04356935A (en) Bump-electrode formation and mounting structure of semiconductor device
JPS63122135A (en) Electrically connecting method for semiconductor chip
JPH069293B2 (en) Printed wiring board manufacturing method
JPH02232947A (en) Semiconductor integrated circuit device and mounting thereof
JPH05136143A (en) Semiconductor element and its manufacture

Legal Events

Date Code Title Description
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 11

Free format text: PAYMENT UNTIL: 20090508

LAPS Cancellation because of no payment of annual fees