JP2724864B2 - Package for storing semiconductor elements - Google Patents
Package for storing semiconductor elementsInfo
- Publication number
- JP2724864B2 JP2724864B2 JP3047289A JP3047289A JP2724864B2 JP 2724864 B2 JP2724864 B2 JP 2724864B2 JP 3047289 A JP3047289 A JP 3047289A JP 3047289 A JP3047289 A JP 3047289A JP 2724864 B2 JP2724864 B2 JP 2724864B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring conductor
- semiconductor element
- package
- glass
- insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
【発明の詳細な説明】 (産業上の利用分野) 本発明は半導体素子、特に半導体集積回路素子を収容
するための半導体素子収納用パッケージの改良に関する
ものである。Description: BACKGROUND OF THE INVENTION (Industrial Application Field) The present invention relates to an improvement in a package for accommodating a semiconductor element, particularly a semiconductor element for accommodating a semiconductor integrated circuit element.
(従来技術及びその課題) 従来、半導体素子を収容するための半導体素子収納用
パッケージは、セラミックス等の電気絶縁材料から成
り、その上面の略中央部に半導体素子を収容するための
凹部及び該凹部周辺から周縁部にかけて導出されたタン
グステン(W)、モリブデン(Mo)、マンガン(Mn)等
の高融点金属粉末から成る配線導体を有する絶縁基体
と、半導体素子を外部回路に電気的に接続するために前
記配線導体に銀ロウ等のロウ材を介し取着された外部リ
ード端子と、蓋体とから構成されており、絶縁基体の凹
部底面に半導体素子を取着固定し、半導体素子の各電極
と配線導体とをボンディングワイヤを介し電気的に接続
するとともに絶縁基体上面に蓋体をガラス、樹脂等の封
止材により接合させ、内部に半導体素子を気密に封止す
ることによって半導体装置となる。(Prior art and its problem) Conventionally, a semiconductor element housing package for housing a semiconductor element is made of an electrically insulating material such as ceramics, and a recess for housing the semiconductor element is provided in a substantially central portion of an upper surface thereof. To electrically connect a semiconductor element to an external circuit and an insulating base having a wiring conductor made of a refractory metal powder such as tungsten (W), molybdenum (Mo), and manganese (Mn) derived from the periphery to the periphery. An external lead terminal attached to the wiring conductor via a brazing material such as silver brazing, and a lid. The semiconductor element is attached and fixed to the bottom of the concave portion of the insulating base, and each electrode of the semiconductor element is fixed. And the wiring conductor are electrically connected via bonding wires, and the lid is joined to the upper surface of the insulating base with a sealing material such as glass or resin to hermetically seal the semiconductor element inside. A semiconductor device by Rukoto.
かかる従来の半導体素子収納用パッケージは通常、絶
縁基体がアルミナセラミックス等の電気絶縁材料により
形成されており、例えばアルミナセラミックスの粉末に
適当な有機溶剤、溶媒を添加混合して成るセラミックグ
リーンシート(生シート)の上面にタングステン
(W)、モリブデン(Mo)、マンガン(Mn)等の高融点
金属粉末から成る金属ペーストをスクリーン印刷法によ
り所定パターンに厚膜印刷し、しかる後、これを約1500
℃の温度で焼成することによって製作される。In such a conventional package for accommodating a semiconductor element, an insulating base is usually formed of an electrically insulating material such as alumina ceramics. For example, a ceramic green sheet (green) formed by adding a suitable organic solvent and a solvent to alumina ceramics powder is mixed. A metal paste composed of a refractory metal powder such as tungsten (W), molybdenum (Mo) or manganese (Mn) is printed on the upper surface of the sheet) in a predetermined pattern by a screen printing method in a thick film.
It is manufactured by firing at a temperature of ° C.
しかし乍ら、この従来の半導体素子収納用パッケージ
は配線導体がスクリーン印刷等の厚膜形成技術によって
形成されており、微細形成化が困難であることから配線
導体を高密度に配線するのが不可であり、その結果、内
部に近年の高密度、高集積化が進み電極の数が増大して
いる半導体素子を収容する場合、パッケージの形状が極
めて大きなものとなる欠点を有していた。However, in this conventional package for housing a semiconductor element, the wiring conductors are formed by a thick film forming technique such as screen printing, and it is difficult to miniaturize the wiring conductors. As a result, in the case where a high-density, high-integration semiconductor element having an increased number of electrodes has been accommodated therein in recent years, there has been a disadvantage that the shape of the package becomes extremely large.
そこで上記欠点を解消するために絶縁基体上面に被着
形成される配線導体を厚膜形成技術により形成するのに
変え微細形成化が可能な薄膜形成技術を用いて形成する
ことが提案されている。In order to solve the above-mentioned drawbacks, it has been proposed to use a thin film forming technique capable of miniaturization instead of forming the wiring conductor formed on the upper surface of the insulating base by a thick film forming technique. .
この配線導体を薄膜形成技術により形成した半導体素
子収納用パッケージは第4図に示すように、絶縁基体11
の上面にクロム(Cr)、チタン(Ti)、タンタル(T
a)、タングステン(W)、モリブデン(Mo)、銅(C
u)等の金属をスパッタッリングや蒸着等の薄膜形成技
術により被着させ、所定パターンの配線導体12を形成し
た構造を有しており、絶縁基体11の上面略中央部に半導
体素子13を載置固定するとともに半導体素子13の各電極
を配線導体12にワイヤ14を介して接続し、しかる後、椀
状の蓋体15を絶縁基体11上にガラスから成る封止材16を
介し接合させることによって半導体装置となる。As shown in FIG. 4, a semiconductor element housing package in which this wiring conductor is formed by a thin film forming technique is an insulating substrate 11.
(Cr), Titanium (Ti), Tantalum (T
a), tungsten (W), molybdenum (Mo), copper (C
u) or the like is deposited by a thin film forming technique such as sputtering or vapor deposition, and has a structure in which a wiring conductor 12 of a predetermined pattern is formed. While being mounted and fixed, each electrode of the semiconductor element 13 is connected to the wiring conductor 12 via the wire 14, and then the bowl-shaped lid 15 is joined to the insulating base 11 via the sealing material 16 made of glass. Thus, a semiconductor device is obtained.
尚、前記絶縁基体11の上面に被着形成した配線導体12
はその外表面に配線導体12の酸化腐食を有効に防止する
ために、また配線導体12の電気抵抗を減少させるために
通常、ニッケル(Ni)+金(Au)、ニッケル(Ni)+白
金(Pt)、金(Au)、或いは白金(Pt)等から成る保護
膜17が被着形成されている。Incidentally, the wiring conductor 12 adhered and formed on the upper surface of the insulating base 11.
Usually, nickel (Ni) + gold (Au), nickel (Ni) + platinum (Ni) + gold (Au) are used to effectively prevent oxidative corrosion of the wiring conductor 12 on its outer surface and to reduce the electrical resistance of the wiring conductor 12. A protective film 17 made of Pt), gold (Au), platinum (Pt), or the like is formed.
しかし乍ら、この半導体素子収納用パッケージは配線
導体の外表面に金(Au)、或いは白金(Pt)から成る保
護膜17が被着形成されており、該金(Au)、白金(Pt)
はガラスと濡れ性が悪いことから絶縁基体11の上面に蓋
体15をガラス封止材16を介して接合させる際、配線導体
12とガラス封止材16との接合強度が低く、そのため半導
体素子収納用パッケージを輸送する際等においてパッケ
ージに外力が印加されると該外力によって配線導体とガ
ラス封止材との間に剥がれが発生し、その結果、パッケ
ージ内部の気密封止が容易に破れ、内部に収容する半導
体素子を長期間にわたり正常、且つ安定に作動させるこ
とができないという欠点を有していた。However, in this package for housing semiconductor elements, a protective film 17 made of gold (Au) or platinum (Pt) is formed on the outer surface of the wiring conductor, and the gold (Au) and platinum (Pt) are formed.
When the lid 15 is bonded to the upper surface of the insulating base 11 via the glass sealing material 16 because the wettability with glass is poor, the wiring conductor
The bonding strength between the glass sealing material 12 and the glass sealing material 16 is low. Therefore, when an external force is applied to the package, for example, when transporting the semiconductor element housing package, the external force causes peeling between the wiring conductor and the glass sealing material. As a result, the hermetic sealing inside the package is easily broken, and the semiconductor element housed inside cannot be normally and stably operated for a long period of time.
(発明の目的) 本発明は上記諸欠点に鑑み案出されたもので、その目
的は、パッケージの気密封止を完全として、内部に収容
する半導体素子を長期間にわたり正常、かつ安定に作動
させることができる高密度の配線導体を有する半導体素
子収納用パッケージを提供することにある。(Object of the Invention) The present invention has been devised in view of the above-mentioned drawbacks, and has as its object to completely and hermetically seal a package and to operate a semiconductor element contained therein normally and stably for a long period of time. It is an object of the present invention to provide a semiconductor element housing package having a high-density wiring conductor that can be used.
(課題を解決するための手段) 本発明は上面に薄膜形成技術により形成された配線導
体を有する絶縁基体上に絶縁枠体もしくは絶縁蓋体をガ
ラスを介して取着して成る半導体素子収納用パッケージ
において、前記絶縁基体上面の配線導体は前記ガラスと
接触する外表面にクロム、チタン、タンタルの少なくと
も一種より成る被覆膜が被着されていることを特徴とす
るものである。(Means for Solving the Problems) The present invention relates to a semiconductor device housing comprising an insulating frame or an insulating cover attached to an insulating substrate having a wiring conductor formed on the upper surface by a thin film forming technique via glass. In the package, the wiring conductor on the upper surface of the insulating base is provided with a coating film made of at least one of chromium, titanium, and tantalum on an outer surface in contact with the glass.
(実施例) 次ぎに本発明を添付図面に示す実施例に基づき詳細に
説明する。(Examples) Next, the present invention will be described in detail based on examples shown in the accompanying drawings.
第1図及び第2図は本発明の半導体素子収納用パッケ
ージの一実施例を示し、1はセラミックス等の電気絶縁
材料より成る絶縁基体、2は同じく電気絶縁材料より成
る蓋体である。この絶縁基体1と蓋体2とで半導体素子
を収容するための絶縁容器を構成する。FIGS. 1 and 2 show an embodiment of a package for housing a semiconductor element according to the present invention, wherein 1 is an insulating base made of an electrically insulating material such as ceramics, and 2 is a lid made of the same electrically insulating material. The insulating base 1 and the lid 2 constitute an insulating container for housing a semiconductor element.
前記絶縁基体1はその上面略中央部に半導体素子を載
置固定するための載置部を有し、該載置部には半導体素
子3が接着材を介し取着固定される。The insulating base 1 has a mounting portion for mounting and fixing a semiconductor element at a substantially central portion of the upper surface, and the semiconductor element 3 is attached and fixed to the mounting portion via an adhesive.
前記絶縁基体1はアルミナ(Al2O3)、シリカ(Si
O2)等のセラミック原料粉末に適当な有機溶剤、溶媒を
添加混合して泥漿物を作り、これを従来周知のドクター
ブレード法を採用することによってシート状となすとと
もに高温(1600℃程度)で焼成することによって製作さ
れる。The insulating substrate 1 is made of alumina (Al 2 O 3 ), silica (Si
A ceramic material powder such as O 2 ) is mixed with an appropriate organic solvent and solvent to form a slurry, which is formed into a sheet by employing a conventionally known doctor blade method, and is formed at a high temperature (about 1600 ° C.). It is manufactured by firing.
また前記絶縁基体1はその上面に所定パターンの配線
導体4が薄膜形成技術により被着形成されており、該配
線導体4はパッケージ内部に収容する半導体素子を外部
回路に接続する作用を為す。On the upper surface of the insulating substrate 1, a wiring conductor 4 having a predetermined pattern is formed by a thin film forming technique. The wiring conductor 4 functions to connect a semiconductor element housed in the package to an external circuit.
前記配線導体4は、例えば第2図に示すように3層構
造を有しており、第1の層4aはチタン(Ti)、タンタル
(Ta)の少なくとも1種より成り、第2の層4bはタング
ステン(W)、モリブデン(Mo)の一種、又はタングス
テン(W)、モリブデン(Mo)とチタン(Ti)、タンタ
ル(Ta)の合金より成り、第3の層4cは銅(Cu)より成
っている。The wiring conductor 4 has, for example, a three-layer structure as shown in FIG. 2, the first layer 4a is made of at least one of titanium (Ti) and tantalum (Ta), and the second layer 4b Is made of tungsten (W), a kind of molybdenum (Mo), or an alloy of tungsten (W), molybdenum (Mo), titanium (Ti), and tantalum (Ta), and the third layer 4c is made of copper (Cu). ing.
前記配線導体4を構成する第1の層4aは絶縁基体1と
配線導体4との接着を強固にするための密着層としての
作用を為し、その厚みは0.01〜5.0μm、好適には0.1〜
2.0μmの範囲がよい。また第2の層4bは第1の層4aと
第3の層4cとを強固に接合するための接合層としての作
用を為し、その厚みは0.1〜3μm、好適には0.2〜2.0
μmの範囲がよい。更に第3の層4cは配線導体4の電気
抵抗を低減させる作用を為し、その厚みは0.1〜10.0μ
m、好適には0.5〜5.0μmの範囲がよい。The first layer 4a constituting the wiring conductor 4 acts as an adhesion layer for strengthening the adhesion between the insulating base 1 and the wiring conductor 4, and has a thickness of 0.01 to 5.0 μm, preferably 0.1 to 5.0 μm. ~
A range of 2.0 μm is good. The second layer 4b acts as a bonding layer for firmly bonding the first layer 4a and the third layer 4c, and has a thickness of 0.1 to 3 μm, preferably 0.2 to 2.0 μm.
The range of μm is good. Further, the third layer 4c acts to reduce the electric resistance of the wiring conductor 4, and has a thickness of 0.1 to 10.0 μm.
m, preferably in the range of 0.5 to 5.0 μm.
前記配線導体4を構成する夫々の層4a、4b、4cは従来
周知のスパッタリングや蒸着等の薄膜形成技術により絶
縁基体1の上面に順次、被着形成される。The respective layers 4a, 4b, 4c constituting the wiring conductor 4 are sequentially formed on the upper surface of the insulating base 1 by a conventionally known thin film forming technique such as sputtering or vapor deposition.
前記配線導体4は、これを構成する各層4a、4b、4cが
夫々薄膜形成技術により形成されることから配線の微細
化が可能であり、絶縁基体1上面に極めて高密度に形成
することができる。The wiring conductor 4 can be miniaturized since each of the layers 4a, 4b, and 4c constituting the wiring conductor 4 is formed by a thin film forming technique, and can be formed at a very high density on the upper surface of the insulating base 1. .
尚、前記配線導体4はその最上層である第3の層4cが
銅(Cu)により形成されており、該銅(Cu)は酸化し易
いことか、銅(Cu)の酸化を有効に防止するために配線
導体4の外表面にニッケル(Ni)、金(Au)、白金(P
t)等の耐蝕性に優れた金属から成る保護膜5が被着形
成されている。この保護膜5はその厚みが0.5〜10.0μ
m、好適には1.0〜5.0μmの範囲がよい。The third layer 4c, which is the uppermost layer of the wiring conductor 4, is formed of copper (Cu). The copper (Cu) is easily oxidized, or the oxidation of copper (Cu) is effectively prevented. Nickel (Ni), gold (Au), platinum (P)
A protective film 5 made of a metal having excellent corrosion resistance such as t) is formed. This protective film 5 has a thickness of 0.5 to 10.0 μm.
m, preferably in the range of 1.0 to 5.0 μm.
前記配線導体4はその外表面で後述する蓋体2がガラ
スから成る封止材を介し接合される部位にチタン(T
i)、クロム(Cr)、タンタル(Ta)の少なくとも一種
からなる被覆膜6が被着形成されており、該被覆膜6は
配線導体4上に蒸着等の手法により被着形成される。The wiring conductor 4 is provided with titanium (T) at a portion of the outer surface where a lid 2 described later is joined via a sealing material made of glass.
i), a coating film 6 made of at least one of chromium (Cr) and tantalum (Ta) is formed thereon, and the coating film 6 is formed on the wiring conductor 4 by a method such as vapor deposition. .
前記被覆膜6はこれを構成するチタン(Ti)、クロム
(Cr)、タンタル(Ta)が配線導体4(実際には保護膜
5)とガラス封止材の両方に密着性(濡れ性)を有して
おり、絶縁基体1上に蓋体2をガラス封止材7を介して
接合させた場合、配線導体4とガラス封止材7とは接着
強度を大として接合し、外力印加によって剥がれること
はない。The coating film 6 is composed of titanium (Ti), chromium (Cr), and tantalum (Ta) that adhere to both the wiring conductor 4 (actually, the protective film 5) and the glass sealing material (wettability). When the lid 2 is bonded to the insulating base 1 via the glass sealing material 7, the wiring conductor 4 and the glass sealing material 7 are bonded together with a large adhesive strength, and are applied by applying an external force. It does not come off.
尚、前記被覆膜6はその厚みが0.01μm以下であると
配線導体4とガラス封止材7との接着強度が低下する傾
向にあり、また5.0μm以上であると絶縁基体1上に蓋
体2をガラス封止材7を介して接合させる際、配線導体
4と被覆膜6との間に応力が発生し、該応力によって両
者間に剥がれが発生する傾向にあることから、その厚み
は0.01〜5.0μmの範囲とすることが好ましい。When the coating film 6 has a thickness of 0.01 μm or less, the adhesive strength between the wiring conductor 4 and the glass sealing material 7 tends to decrease. When the body 2 is bonded via the glass sealing material 7, stress is generated between the wiring conductor 4 and the coating film 6, and the stress tends to cause peeling between the two. Is preferably in the range of 0.01 to 5.0 μm.
かくして、絶縁基体1の上面略中央部に半導体素子3
を接着材を介し取着し、しかる後、半導体素子3の各電
極をボンディングワイヤ8を介して配線導体4に接続さ
せるとともに椀状の蓋体2をガラス封止材7を介して絶
縁基体1上に接合させ、内部に半導体素子3を気密に封
止することによって半導体装置となる。Thus, the semiconductor element 3 is located substantially at the center of the upper surface of the insulating base 1.
Then, the electrodes of the semiconductor element 3 are connected to the wiring conductor 4 via the bonding wires 8 and the bowl-shaped lid 2 is attached to the insulating base 1 via the glass sealing material 7. A semiconductor device is obtained by bonding the semiconductor element 3 on the upper side and hermetically sealing the semiconductor element 3 inside.
尚、前記蓋体2を絶縁基体1の上面に接合させるガラ
ス封止材7としてはPbO-B2O3‐SiO2‐ZnO系の融点が400
〜450℃である低融点ガラスが使用され、蓋体2の底面
に予め熔着させておくとその取扱が容易となる。As glass sealant 7 for bonding the lid 2 on the upper surface of the insulating substrate 1 is the melting point of the PbO-B 2 O 3 -SiO 2 -ZnO system 400
A low-melting glass having a temperature of about 450 ° C. is used, and if it is welded to the bottom surface of the lid 2 in advance, the handling becomes easy.
また本発明は上述の実施例に限定されるものではな
く、例えば第3図に示すように上面に配線導体4を有す
る絶縁基体1上に電気絶縁材料よりなる絶縁枠体9をガ
ラス材10を介して取着して成る構造の半導体素子収納用
パッケージにおいて絶縁基体1と絶縁枠体9とを接合す
る部位に本発明の技術を適用することも可能である。The present invention is not limited to the above-described embodiment. For example, as shown in FIG. 3, an insulating frame 9 made of an electrically insulating material is formed on an insulating base 1 having a wiring conductor 4 on an upper surface by a glass material 10. It is also possible to apply the technology of the present invention to a portion where the insulating base 1 and the insulating frame 9 are joined to each other in a semiconductor element housing package having a structure attached via the same.
(実験例) 次ぎに本発明の作用効果を以下に述べる実験例に基づ
き説明する。(Experimental Example) Next, the operation and effect of the present invention will be described based on an experimental example described below.
先ず、第1図に示す構造の絶縁基体及び蓋体を各々20
個準備する。First, the insulating base and the lid having the structure shown in FIG.
Prepare individually.
絶縁基体としてはアルミナセラミック(Al2O3)から
成る板を使用し、その上面全面に第1表に示す厚み、材
質の金属膜を配線導体として薄膜形成技術により被着す
る。A plate made of alumina ceramic (Al 2 O 3 ) is used as the insulating substrate, and a metal film having a thickness and a material shown in Table 1 is applied to the entire upper surface thereof as a wiring conductor by a thin film forming technique.
尚、前記金属膜の表面には保護膜としては金(Au)を
2.0μmの厚みに被着させ、更にこの保護膜の上面一部
には被覆膜としてのチタン、クロム、タンタルの少なく
とも一種を第1表に示す厚みにめっきにより被着した。Incidentally, gold (Au) is used as a protective film on the surface of the metal film.
A thickness of 2.0 μm was applied, and at least one of titanium, chromium, and tantalum as a coating film was applied to a part of the upper surface of the protective film by plating to a thickness shown in Table 1.
また蓋体としてはアルミナセラミック(Al2O3)から
成る椀状体を使用し、その底面にはPbO-B2O3‐SiO2‐Zn
O系のガラスが熔着してある。A bowl made of alumina ceramic (Al 2 O 3 ) is used as the lid, and PbO-B 2 O 3 -SiO 2 -Zn
O-based glass is welded.
次ぎに、前記絶縁基体の被覆膜上に蓋体を載置し、蓋
体の底面に溶着させてあるガラスを加熱熔融させ絶縁基
体に蓋体を接合させる。Next, a lid is placed on the coating film of the insulating substrate, and the glass welded to the bottom surface of the lid is heated and melted to join the lid to the insulating substrate.
そして次ぎに、絶縁基体を固定するとともに蓋体に回
転力を与え、配線導体とガラスとの間に剥離が発生し、
蓋体が絶縁基体より剥がれる際の回転力をトルク強度計
で計り、その値を配線導体とガラスとの接合強度として
評価した。Then, while fixing the insulating base and applying a rotational force to the lid, peeling occurs between the wiring conductor and the glass,
The rotational force when the lid was peeled from the insulating substrate was measured with a torque strength meter, and the value was evaluated as the bonding strength between the wiring conductor and the glass.
尚、試料番号30及び31は本発明と比較するための比較
試料であり、配線導体の表面に被覆膜を設けていない従
来品のものである。Sample numbers 30 and 31 are comparative samples for comparison with the present invention, and are conventional products in which a coating film is not provided on the surface of the wiring conductor.
上記の結果を第1表に示す。 The results are shown in Table 1.
(発明の効果) 上記実験結果からも判るように配線導体の上にチタ
ン、クロム、タンタルの少なくとも一種から成る被覆膜
を被着形成すると絶縁基体上に蓋体をガラス封止材を介
し接合した場合、絶縁基体上に設けた配線導体とガラス
封止材との接着強度が大となり、両者間に外力が印加さ
れても剥がれを発生することはない。従ってパッケージ
内部を常に気密に保ち、内部に収容される半導体素子を
長期間にわたり正常、且つ安定に作動させることが可能
となる。 (Effect of the Invention) As can be seen from the above experimental results, when a coating film made of at least one of titanium, chromium, and tantalum is formed on the wiring conductor, the lid is joined to the insulating substrate via the glass sealing material. In this case, the bonding strength between the wiring conductor provided on the insulating base and the glass sealing material is increased, and no peeling occurs even when an external force is applied between the two. Therefore, it is possible to keep the inside of the package airtight at all times, and to operate the semiconductor element contained therein normally and stably for a long period of time.
第1図は本発明の半導体素子収納用パッケージの一実施
例を示す断面図、第2図は第1図の丸部拡大断面図、第
3図は本発明の他の実施例を示す断面図、第4図は従来
の半導体素子収納用パッケージの断面図である。 1:絶縁基体、2:蓋体 4:配線基体、5:保護膜 6:被覆膜、7:ガラス封止材FIG. 1 is a cross-sectional view showing one embodiment of a package for accommodating a semiconductor device of the present invention, FIG. 2 is an enlarged cross-sectional view of a circle portion of FIG. 1, and FIG. 3 is a cross-sectional view showing another embodiment of the present invention. FIG. 4 is a sectional view of a conventional package for housing a semiconductor element. 1: Insulating substrate, 2: Lid 4: Wiring substrate, 5: Protective film 6: Coating film, 7: Glass sealing material
Claims (1)
導体を有する絶縁基体上に絶縁枠体もしくは絶縁蓋体を
ガラスを介して取着して成る半導体素子収納用パッケー
ジにおいて、前記絶縁基体上面の配線導体は前記ガラス
と接触する外表面にクロム、チタン、タンタルの少なく
とも一種より成る被覆膜が被着されていることを特徴と
する半導体素子収納用パッケージ。1. A package for housing a semiconductor element, comprising an insulating frame or an insulating lid attached via glass to an insulating substrate having a wiring conductor formed on the upper surface thereof by a thin film forming technique. Wherein the wiring conductor is provided with a coating film made of at least one of chromium, titanium, and tantalum on an outer surface in contact with the glass.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3047289A JP2724864B2 (en) | 1989-02-09 | 1989-02-09 | Package for storing semiconductor elements |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3047289A JP2724864B2 (en) | 1989-02-09 | 1989-02-09 | Package for storing semiconductor elements |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02209755A JPH02209755A (en) | 1990-08-21 |
JP2724864B2 true JP2724864B2 (en) | 1998-03-09 |
Family
ID=12304810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3047289A Expired - Fee Related JP2724864B2 (en) | 1989-02-09 | 1989-02-09 | Package for storing semiconductor elements |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2724864B2 (en) |
-
1989
- 1989-02-09 JP JP3047289A patent/JP2724864B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH02209755A (en) | 1990-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2724864B2 (en) | Package for storing semiconductor elements | |
JP2883235B2 (en) | Package for storing semiconductor elements | |
JP2627509B2 (en) | Electronic component having conductive layer | |
JP2750248B2 (en) | Package for storing semiconductor elements | |
JP2514094Y2 (en) | Package for storing semiconductor devices | |
JP2801449B2 (en) | Package for storing semiconductor elements | |
JP2962921B2 (en) | Manufacturing method of semiconductor device storage package | |
JPH05275608A (en) | Semiconductor element housing package | |
JP2735759B2 (en) | Package for storing semiconductor elements | |
JP2831182B2 (en) | Electronic component having a gold conductive layer | |
JP2873105B2 (en) | Package for storing semiconductor elements | |
JP2784095B2 (en) | Package for storing semiconductor elements | |
JPH0744021Y2 (en) | Package for storing semiconductor devices | |
JPH08125049A (en) | Package for containing semiconductor chip | |
JP2784094B2 (en) | Package for storing semiconductor elements | |
JPH08115990A (en) | Semiconductor device package | |
JPH05166958A (en) | Semiconductor element housing package | |
JPH05160283A (en) | Semiconductor device containing package | |
JP3176246B2 (en) | Package for storing semiconductor elements | |
JP2670208B2 (en) | Package for storing semiconductor elements | |
JP2728584B2 (en) | Method for manufacturing semiconductor device | |
JP2813072B2 (en) | Package for storing semiconductor elements | |
JP2750256B2 (en) | Package for storing semiconductor elements | |
JPH0637199A (en) | Package for housing semiconductor device | |
JPH05222472A (en) | Electronic parts with lead |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |