JP2713879B2 - 内部リードと基板のボンディングパッドとを直接電気的に連結したマルチチップパッケージ - Google Patents

内部リードと基板のボンディングパッドとを直接電気的に連結したマルチチップパッケージ

Info

Publication number
JP2713879B2
JP2713879B2 JP8196013A JP19601396A JP2713879B2 JP 2713879 B2 JP2713879 B2 JP 2713879B2 JP 8196013 A JP8196013 A JP 8196013A JP 19601396 A JP19601396 A JP 19601396A JP 2713879 B2 JP2713879 B2 JP 2713879B2
Authority
JP
Japan
Prior art keywords
substrate
chip package
bonding pads
chip
bump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP8196013A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0945715A (ja
Inventor
榮 敏 李
ヨン 斌 宣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JPH0945715A publication Critical patent/JPH0945715A/ja
Application granted granted Critical
Publication of JP2713879B2 publication Critical patent/JP2713879B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Wire Bonding (AREA)
JP8196013A 1995-07-25 1996-07-25 内部リードと基板のボンディングパッドとを直接電気的に連結したマルチチップパッケージ Expired - Fee Related JP2713879B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019950022123A KR0173932B1 (ko) 1995-07-25 1995-07-25 내부리드와 기판 본딩패드가 직접 전기적 연결된 멀티칩 패키지
KR1995-22123 1995-07-25

Publications (2)

Publication Number Publication Date
JPH0945715A JPH0945715A (ja) 1997-02-14
JP2713879B2 true JP2713879B2 (ja) 1998-02-16

Family

ID=19421555

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8196013A Expired - Fee Related JP2713879B2 (ja) 1995-07-25 1996-07-25 内部リードと基板のボンディングパッドとを直接電気的に連結したマルチチップパッケージ

Country Status (2)

Country Link
JP (1) JP2713879B2 (ko)
KR (1) KR0173932B1 (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002343922A (ja) * 2001-05-18 2002-11-29 Nec Kyushu Ltd 半導体装置の製造方法
WO2006030517A1 (ja) * 2004-09-17 2006-03-23 Fujitsu Limited 半導体装置及びその製造方法
KR20060131327A (ko) * 2005-06-16 2006-12-20 엘지전자 주식회사 발광 다이오드의 제조 방법

Also Published As

Publication number Publication date
JPH0945715A (ja) 1997-02-14
KR0173932B1 (ko) 1999-02-01

Similar Documents

Publication Publication Date Title
US6214642B1 (en) Area array stud bump flip chip device and assembly process
JP5420505B2 (ja) 半導体装置の製造方法
US7242081B1 (en) Stacked package structure
US6181569B1 (en) Low cost chip size package and method of fabricating the same
JP3142723B2 (ja) 半導体装置及びその製造方法
US6191487B1 (en) Semiconductor and flip chip packages and method having a back-side connection
US7205178B2 (en) Land grid array packaged device and method of forming same
KR20040004761A (ko) 웨이퍼 단계에서 집적 회로를 형성하는 방법
US6429530B1 (en) Miniaturized chip scale ball grid array semiconductor package
US8093104B1 (en) Multi-chip stacking method to reduce voids between stacked chips
US6664138B2 (en) Method for fabricating a circuit device
US7091623B2 (en) Multi-chip semiconductor package and fabrication method thereof
US6339253B1 (en) Semiconductor package
JP3547303B2 (ja) 半導体装置の製造方法
JPH0855875A (ja) 半導体装置
JP3339881B2 (ja) 半導体集積回路装置およびその製造方法
JP2713879B2 (ja) 内部リードと基板のボンディングパッドとを直接電気的に連結したマルチチップパッケージ
US20070210426A1 (en) Gold-bumped interposer for vertically integrated semiconductor system
JP3686047B2 (ja) 半導体装置の製造方法
JPH10214919A (ja) マルチチップモジュールの製造方法
JP4130277B2 (ja) 半導体装置および半導体装置の製造方法
KR100737217B1 (ko) 서브스트레이트리스 플립 칩 패키지와 이의 제조 방법
JP4175339B2 (ja) 半導体装置の製造方法
JPH08255868A (ja) 半導体装置およびその製造方法
US20020135059A1 (en) Chip packaging structure

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071031

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081031

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091031

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees