JP2660397B2 - Printed wiring board for IC card - Google Patents

Printed wiring board for IC card

Info

Publication number
JP2660397B2
JP2660397B2 JP7110187A JP11018795A JP2660397B2 JP 2660397 B2 JP2660397 B2 JP 2660397B2 JP 7110187 A JP7110187 A JP 7110187A JP 11018795 A JP11018795 A JP 11018795A JP 2660397 B2 JP2660397 B2 JP 2660397B2
Authority
JP
Japan
Prior art keywords
wiring board
card
printed wiring
hole
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP7110187A
Other languages
Japanese (ja)
Other versions
JPH07276871A (en
Inventor
洋二 柳川
和弘 古川
博明 佐竹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP7110187A priority Critical patent/JP2660397B2/en
Publication of JPH07276871A publication Critical patent/JPH07276871A/en
Application granted granted Critical
Publication of JP2660397B2 publication Critical patent/JP2660397B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Description

【発明の詳細な説明】 【0001】 【産業上の利用分野】本発明は、電子部品(例えばIC
チップ)をワイヤボンディングにより接続するICカー
ド用プリント配線板に関し、詳しくは良好なボンディン
グ特性を有し、しかも品質の安定した、安価なICカー
ド用プリント配線板に関するものである。 【0002】 【従来の技術】近年において、この種のICカード用プ
リント配線板は、軽薄短小化の代表としての性格を有す
ること、及び信頼性に優れていることから各分野におい
て多用されてきている。そしてこの種のICカード用プ
リント配線板は、より一層の軽薄短小化を目指して改良
が加えられてきているのである。従来この種のICカー
ド用プリント配線板(20)の構造は、通常、次のよう
になっている。 【0003】すなわち、実開昭58−131656号公
報あるいは図6に示すように、ICカード用プリント配
線板(20)の基材(21)に複数の貫通孔(27)を
形成し、この各貫通孔(27)内に導体層(27a)を
形成する。このように形成した導体層(27a)を介し
て、基材(21)の表面側に固着した外部コンタクト端
子(25)と基材(21)の裏面側に形成したワイヤボ
ンディング端子(26)とを電気的に接続し、さらにワ
イヤボンディング端子(26)とキャビティ(22)内
のICチップ(23)とをワイヤボンディングにより接
続することによって、従来のICカード用プリント配線
板(20)は形成されている。ところが、前述のような
従来のICカード用プリント配線板(20)において
は、基材(21)の貫通孔(27)内の導体層(27
a)を介して表面側と裏面側との導通をとるようになっ
ており、基材(21)の裏面にワイヤボンディング端子
(26)が形成されていた。そのために、以下に示すよ
うな項目が問題となっている。 【0004】第1に、基材(21)の貫通孔(27)が
外部に露出しているため、この貫通孔(27)中にゴミ
や湿気が容易に侵入し、ボンディングワイヤ(24)及
びその接点の腐食、あるいはICチップ(23)の破壊
等が起こりやすい。第2に、基材(21)の貫通孔(2
7)及びこの内側に導体層(27a)を形成する必要が
あり、このためコスト高となる。第3に、ガラス転移温
度(以下、ガラス転移温度のことをTgと略記する)の
低い基材、例えばポリエステル基材等を用いると、金の
ワイヤボンディングが行えず、このため基材(21)の
材質が制限される。その理由は、従来のICチップ搭載
用基板は、ワイヤボンディングを行うために耐熱性が必
要であり、例えば金のワイヤボンディングにおいては、
120〜150℃の予熱が基材に加えられる。従って、
ポリエステル基材を用いると基材表面が軟化してしまう
ために、ワイヤボンディングができなかったからであ
る。 【0005】そこで、特開昭60−68488号公報の
「メモリーカードとその製造方法」にて提案されている
ように、絶縁基板に形成された開口部分の一部を、金属
化したコンタクト部分によって塞ぐことが行われている
が、この公報に記載されている方法によれば、コンタク
ト部分によって塞がれてはいない他の開口部分に、吸引
によって加熱軟化されたプラスチック材料を充填させな
ければならないものであって、これが開口部分からコン
タクト部分の表面側に流れ出ることがあり得るものであ
る。プラスチック材料の一部がコンタクト部分の表面側
に流れ出て硬化すると、この種のICカードの受入装置
内へ挿入を円滑にするための表面平滑性を確保すること
ができないだけでなく、コンタクト部分の表面を絶縁し
てしまうことにもなって、この方法はICカード用のモ
ジュールを製造するには不適当なものなのである。 【0006】また、この特開昭60−68488号公報
に記載された方法においては、導電線(接続リード)の
一端を集積回路の端子にハンダ付けし、各他端を開口部
分の一つに挿入し、超音波等によって金属膜の露出面上
に接続するものであるが、そのための金属膜側の条件を
全く考慮していないものである。つまり、ボンディン
グ。端子面明は、金めっきを施しておくことが接続信頼
性を確保する上で有利なのであるが(上記実開昭58−
131656号のマイクロフィルム等)、この金めっき
を確実かつ経済的に行う条件、及び特開昭60−684
88号公報は何等明示していないのである。 【0007】特に、ICカード用プリント配線板におい
ては、コンタクト端子となるべき銅箔をその裏面にて基
材と熱圧着しなければならないが、その接着状態を強固
にするためには、銅箔の裏面にはある程度の粗さが必要
である。ところが、この粗さが余りに粗いと、ここにニ
ッケルめっき、さらに金めっきを施した場合に、粗さが
金めっき表面にそのまま出てしまうことになる。従っ
て、この部分をワイヤボンディング端子とした場合に、
その粗い表面によってボンディングワイヤーの接続を良
好に行えなくなる。つまり、ボンディング特性が非常に
悪いものとなってしまうのである。勿論、この銅箔の粗
い面に形成すべき金めっき層の厚さを厚くすれば、この
金めっき表面は平滑なものとなって良好なボンディング
特性を得られるが、そのためには高価な金を大量に必要
とすることになって、経済的でない。従って、従来技術
の問題項目として、第4に、コンタクト端子に対する金
めっきを、良好なボンディング特性を維持しながら経済
的に行うにはどうしたらよいかの点が明らかになってい
ない。という点を挙げることができるのである。 【0008】 【発明が解決しようとする課題】本発明の目的は、以上
のような問題点を克服し、良好なボンディング特性を有
し、しかも品質の安定した、安価なICカード用プリン
ト配線板を提供することである。 【0009】 【課題を解決するための手段】以上の課題を解決するた
めに、本発明が採った手段は、実施例に対応する図1及
び図2を参照して説明すると、「表面が外部に露出して
外部接点となるコンタクト端子(15)を有して、前記
コンタクト端子(15)は基材に形成された貫通孔(1
7)を塞いでおり、その貫通孔(17)内のコンタクト
端子(15)裏面に、ニッケルめっき、さらに金めっき
を施し、その部分を搭載される電子部品(13)とのワ
イヤボンディング端子(16)とするICカード用プリ
ント配線板(ただし、当該配線板に搭載される電子部品
を有して、前記コンタクト端子を前記配線板に形成され
た貫通孔の全てを塞いだ状態で前記配線板の表面に固着
する構造を除く)であって、_前記貫通孔(17)内の
コンタクト端子(15)裏面は、銅箔の粗化面であり、
その表面粗さがRmax0.1〜8μmであり、_前記
貫通孔(17)内のコンタクト端子(15)裏面の金め
っきは、99.9%以上の金めっきであり、その厚みが
0.01〜0.3μmであることを特徴とするICカー
ド用プリント配線板(10)」である。 【0010】 【作用】本発明が以上のような手段を採ることによっ
て、以下のような作用がある。すなわち、このICカー
ド用プリント配線板にあっては、基材に固着したコンタ
クト端子によって、各貫通孔が完全に塞がれた状態とな
る。このコンタクト端子は、孔を有するものではないか
ら、従来問題となっていた貫通孔からIC実装部分への
ゴミや湿気の侵入は完全に阻止される。また、基材の貫
通孔を塞いだ状態で、基材の表面に固着したコンタクト
端子の裏面を、そのままワイヤボンディング端子とする
ことにより、貫通孔内に導体層を形成する必要がなくな
る。さらに、前記ワイヤボンディング端子は、基材の裏
面に形成されたものではなく、基材の貫通孔を塞いだ銅
箔の裏面に直接形成されるので、基材のTgに無関係に
ワイヤボンディングを行なえる。 【0011】そして、本発明においては、各貫通孔内に
露出している銅箔の裏面が粗化面であり、その表面粗さ
がRmax0.1〜8μmであり、しかもこの粗化面に
形成した純度99.9%以上の金めっき層の厚みが0.
01〜0.3μmであるので、各貫通孔内に露出してい
る銅箔をボンディング端子とした場合に、そのボンディ
ング特性が極めて良好なものとなるのである。しかも、
本発明にあっては、金めっき層を0.01〜0.3μm
の厚さにできることによって、高価な金の使用を抑える
ことができて経済的なボンディング端子を有したICカ
ード用プリント配線板とし得るものである。 【0012】 【実施例】次に、本発明を図面に示した実施例に基づい
て、さらに詳細に説明する。図1には、本発明に係るI
Cカード用プリント配線板(10)が示してある。この
ICカード用プリント配線板(10)は、主として基材
(11)と、この基材(11)に複数形成した貫通孔
(17)と、ICチップ(13)を保持するためのキャ
ビティ(12)と、この基材(12)に固着したコンタ
クト端子(15)と、このコンタクト端子(15)の裏
面に位置するワイヤボンディング端子(16)とからな
っている。 【0013】基材(11)は、コンタクト端子(15)
やICチップ(13)等を保持し、ICカード用プリン
ト配線板(10)としての形状を維持するためのもので
あり、この最も代表的なものはガラス繊維強化エポキシ
樹脂からなり、片面接着剤層付のものである。この基材
(11)としては、上記のようなものの他、紙フェノー
ル、紙エポキシ等の複合材料、トリアジン変性樹脂、ポ
リイミド樹脂フィルム、ポリエステルフィルムなどから
なるリジッドあるいはフレキシブルな材料が用いられ
る。なお、上記片面接着剤層付基材の接着層としては、
通常、未硬化の熱硬化性樹脂、または熱可塑性樹脂が用
いられる。この基材(11)には、各貫通孔(17)及
びキャビティ(12)が形成されるが、これらの貫通孔
(17)及びキャビティ(12)はドリル穿孔あるいは
金型による打抜きによって形成されたものである。そし
てこれらの貫通孔(17)及びキャビティ(12)の表
面側に銅箔を熱プレス等によって貼り合わせる。レジス
ト形成、エッチング、剥膜等の工程を経てコンタクト端
子(15)は形成される。もちろん、このコンタクト端
子(15)は何等の孔を有するものではない。従って、
これら各コンタクト端子(15)により、貫通孔(1
7)は完全に塞がった状態となる。 【0014】さらには、銅箔の裏面を、電解研摩あるい
は化学研摩などによって平滑化し、ワイヤボンディング
端子(16)上の表面粗さを調整する。もちろん、銅箔
の表面粗さを調整するかわりに、はじめから裏面が平滑
な圧延箔を用いることにより、ワイヤボンディング端子
(16)上の表面粗さを調整してもよい。特に、銅箔の
裏面に形成されているワイヤボンディング端子(16)
の表面を平滑化し、その表面粗さを0.1〜8μmにす
ることにより、金めっき厚が0.3μm以下の場合であ
っても、充分なボンディングの信頼性が得られるように
なる。実際に、金めっき厚0.05μmの製品に、Al
(Siが1%)32μmφワイヤを使って超音波ボンデ
ィングを行った際の図5に示すモードbにおける強度を
表1に示す。また、金めっき厚0.3μmのボンディン
グ端子上にAl(Siが1%)32μmφワイヤを使っ
て超音波ボンディングを行った際のボンディング端子の
表面粗さ(Rmax)と界面剥がれ(図5に示すモード
a,e)の発生率を図4に示す。 【0015】 【表1】【0016】予め平滑化した銅箔に、ニッケルめっき、
さらに金めっきが施されたワイヤボンディング端子(1
6)とICチップ(13)とを金ワイヤあるいはアルミ
ワイヤ等により接続する。この際、ワイヤボンディング
端子(16)の金めっきを99.9%以上の金めっきと
し、その厚みを0.01〜0.3μmとするのが好適で
ある。これは、図3に示すように、0.01μm未満で
あると界面剥がれ発生率が増加するためであり、また、
0.3μmで界面剥がれ発生率を0%とすることがで
き、0.3μm以上にしてもあまり意味がなく、経済的
でないためである。電解箔裏面(Rmax8μm)を下
地としたボンディング端子上にAl(Siが1%)32
μmφワイヤを使って超音波ボンディングを行った際の
金めっき厚と界面剥がれ(図5に示すモードa,e)の
発生率を図3に示す。金ワイヤあるいはアルミワイヤ等
の接続の手段としては、超音波ボンディングや超音波熱
圧着併用ボンディングが一般的である。 【0017】次に、本発明の最も代表的なものを具体的
数値を挙げて説明する。 実施例1 0.13mm厚さ(以下、mm厚さのことをtと略記す
る)のガラスエポキシ樹脂基板(利昌工業製、商品名E
S−3524、片面0.025t接着剤層付)を用い
て、キャビティ孔及び直径1.0mm(以下、mm直径
のことをφと略記する)の貫通孔(17)を金型により
打抜き、0.07tの電解銅箔を接着剤層面に熱圧着プ
レスにより接着する。レジスト形成及びエッチングの
後、貫通孔内の銅箔面を化学研摩により平滑化し、電解
ニッケルめっき3μm、電解金めっき0.3μmを施す
ことにより、図1に示すような本発明に係るICカード
用プリント配線板(10)を得た。 【0018】実施例2 片面0.025t接着剤層付の0.1tポリエステル基
材(東レ製、商品名ルミラー 100S)を用いて、キ
ャビティ部及び1.0φの貫通孔(17)を金型により
打ち抜いた後、0.035tの圧延銅箔を熱圧着プレス
により接着し、レジスト形成及びエッチングの後、無電
解めっき0.01μmを施すことにより、図1に示すよ
うなICカード用プリント配線板(10)を得た。 【0019】 【効果】本発明は、ICチップ(13)及びその結線部
の封止を、簡単な構成によって確実に行うことができ
る。しかも、ゴミや湿気の侵入を確実に防止することが
できるICカード用プリント配線板を提供することがで
きるのである。すなわち、当該ICカード用プリント配
線板のボンディングの接点部分、ワイヤボンディング端
子、ボンディングワイヤ、ICチップにおける腐食及び
断線等の劣化を防ぐことができ、ICカード用プリント
配線板としての信頼性を高めることができるのである。
また、従来のICチップ搭載用基板は、ワイヤボンディ
ングを行うために耐熱性が必要であり、例えば金のワイ
ヤボンディングにおいては、120〜150℃の予熱が
基材に加えられる。従って、ポリエステル基材を用いる
と基材表面が軟化してしまうためにワイヤボンディング
ができなかった。これに対して、本発明のICカード用
プリント配線板は、ワイヤボンディング端子が銅箔上に
形成されているので、基材のTgに関係なく良好なボン
ディングができるのである。さらには、本発明のICカ
ード用プリント配線板は、貫通孔内に導体層を形成する
必要がないので、製造工程が簡素化され、基板の製造コ
ストの低減を図ることができる。 【0020】そして、本発明のICカード用プリント配
線板によれば、各貫通孔内に露出している銅箔の裏面が
粗化面であり、その表面粗さがRmax0.1〜8μm
であり、しかもこの粗化面に形成した金めっき層は厚さ
0.01〜0.3μmで99.9%以上の金めっきであ
るので、各貫通孔内に露出している銅箔をボンディング
端子とした場合に、そのボンディング特性を極めて良好
なものとすることができるのである。しかも、このIC
カード用プリント配線板によれば、金めっき層を0.0
1〜0.3μmの厚さにできることによって、高価な金
の使用を抑えることができて経済的なものとすることが
できるのである。
Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electronic component (for example, an IC).
More specifically, the present invention relates to an inexpensive printed circuit board for an IC card which has good bonding characteristics, is stable in quality, and has stable bonding characteristics. 2. Description of the Related Art In recent years, printed wiring boards of this type for IC cards have been widely used in various fields because of their characteristics as representatives of reduction in size and weight and excellent reliability. I have. Improvements have been made to this type of printed circuit board for IC cards in order to further reduce the size and weight. Conventionally, the structure of this type of printed wiring board for IC cards (20) is usually as follows. That is, as shown in Japanese Utility Model Application Laid-Open No. 58-131656 or FIG. 6, a plurality of through holes (27) are formed in a base material (21) of a printed wiring board (20) for an IC card. A conductor layer (27a) is formed in the through hole (27). An external contact terminal (25) fixed to the front side of the base (21) and a wire bonding terminal (26) formed on the back side of the base (21) via the conductor layer (27a) thus formed. Are electrically connected to each other, and the wire bonding terminal (26) and the IC chip (23) in the cavity (22) are connected by wire bonding, whereby the conventional printed circuit board (20) for an IC card is formed. ing. However, in the conventional printed wiring board (20) for an IC card as described above, the conductor layer (27) in the through hole (27) of the base material (21).
The connection between the front side and the back side is established through a), and the wire bonding terminal (26) is formed on the back side of the substrate (21). Therefore, the following items are problematic. First, since the through hole (27) of the substrate (21) is exposed to the outside, dust and moisture easily enter into the through hole (27), and the bonding wire (24) and Corrosion of the contact or destruction of the IC chip (23) is likely to occur. Second, the through hole (2
7) and a conductor layer (27a) needs to be formed inside this, which increases the cost. Thirdly, if a substrate having a low glass transition temperature (hereinafter, the glass transition temperature is abbreviated as Tg), such as a polyester substrate, is used, gold wire bonding cannot be performed. Is limited. The reason is that the conventional IC chip mounting substrate needs to have heat resistance in order to perform wire bonding. For example, in gold wire bonding,
A preheat of 120-150C is applied to the substrate. Therefore,
This is because if a polyester substrate is used, the surface of the substrate is softened, so that wire bonding cannot be performed. Therefore, as proposed in Japanese Patent Application Laid-Open No. 60-68848, entitled "Memory card and method of manufacturing the same", a part of an opening formed in an insulating substrate is partially replaced by a metalized contact. According to the method described in this publication, other openings that are not closed by the contact portion must be filled with a plastic material that has been heated and softened by suction. Which can flow out of the opening toward the surface of the contact portion. If a part of the plastic material flows to the surface of the contact portion and hardens, not only the surface smoothness for smooth insertion of this kind of IC card into the receiving device cannot be ensured, but also the contact portion cannot be secured. This method is unsuitable for manufacturing a module for an IC card, since the surface is insulated. In the method described in Japanese Patent Application Laid-Open No. Sho 60-68488, one end of a conductive wire (connection lead) is soldered to a terminal of an integrated circuit, and the other end is connected to one of the openings. Although it is inserted and connected to the exposed surface of the metal film by ultrasonic waves or the like, the condition on the metal film side for that purpose is not considered at all. That is, bonding. It is advantageous for the terminal surface to be gold-plated in order to secure the connection reliability.
No. 131656), conditions for performing this gold plating reliably and economically, and JP-A-60-684.
No. 88 does not specify anything. Particularly, in a printed wiring board for an IC card, a copper foil to be a contact terminal must be thermocompression-bonded to a base material on a back surface thereof. Requires some roughness on the back surface. However, if the roughness is too coarse, when nickel plating and then gold plating are applied here, the roughness will appear on the gold plating surface as it is. Therefore, when this part is used as a wire bonding terminal,
Due to the rough surface, the connection of the bonding wire cannot be performed well. That is, the bonding characteristics are very poor. Of course, if the thickness of the gold plating layer to be formed on the rough surface of the copper foil is increased, the gold plating surface becomes smooth and good bonding characteristics can be obtained, but expensive gold is required for that purpose. It is not economical because it requires a large amount. Therefore, as a problem item of the prior art, fourthly, it is not clear how to economically perform gold plating on the contact terminal while maintaining good bonding characteristics. That is the point. SUMMARY OF THE INVENTION It is an object of the present invention to overcome the above-mentioned problems and to provide an inexpensive printed circuit board for an IC card having good bonding characteristics, stable quality, and high quality. It is to provide. Means taken to solve the above problems will be described with reference to FIGS. 1 and 2 corresponding to the embodiment. A contact terminal (15) which is exposed to the outside and serves as an external contact, wherein the contact terminal (15) is formed in a through-hole (1) formed in a base material.
7) is covered, and the back surface of the contact terminal (15) in the through hole (17) is plated with nickel and further gold, and the portion is bonded to an electronic component (13) to be mounted on a wire bonding terminal (16). Printed wiring board for IC card (however, electronic components mounted on the wiring board)
Having the contact terminals formed on the wiring board
Fixed to the surface of the wiring board with all of the through holes closed
The back surface of the contact terminal (15) in the through hole (17) is a roughened surface of copper foil;
The surface roughness is Rmax 0.1 to 8 μm, and the gold plating on the back surface of the contact terminal (15) in the through-hole (17) is gold plating of 99.9% or more and the thickness is 0.01 0.3 μm to 0.3 μm ”. The present invention has the following effects by adopting the above means. That is, in the printed wiring board for an IC card, each through hole is completely closed by the contact terminal fixed to the base material. Since this contact terminal does not have a hole, the intrusion of dust and moisture from the through hole into the IC mounting portion, which has conventionally been a problem, is completely prevented. In addition, since the back surface of the contact terminal fixed to the surface of the base material is directly used as a wire bonding terminal while the through hole of the base material is closed, it is not necessary to form a conductor layer in the through hole. Further, since the wire bonding terminal is not formed on the back surface of the base material, but is formed directly on the back surface of the copper foil covering the through hole of the base material, wire bonding can be performed regardless of the Tg of the base material. You. In the present invention, the back surface of the copper foil exposed in each through-hole is a roughened surface, and the surface roughness is Rmax 0.1 to 8 μm. The thickness of the resulting gold plating layer having a purity of 99.9% or more is 0.3.
Since the thickness is from 0.01 to 0.3 μm, the bonding characteristics become extremely good when the copper foil exposed in each through hole is used as a bonding terminal. Moreover,
In the present invention, the gold plating layer is 0.01 to 0.3 μm
The thickness can reduce the use of expensive gold, and can be used as an IC card printed wiring board having economical bonding terminals. Next, the present invention will be described in more detail based on an embodiment shown in the drawings. FIG. 1 shows the I according to the present invention.
Shown is a printed circuit board (10) for a C card. This IC card printed wiring board (10) mainly includes a base (11), a plurality of through holes (17) formed in the base (11), and a cavity (12) for holding an IC chip (13). ), A contact terminal (15) fixed to the substrate (12), and a wire bonding terminal (16) located on the back surface of the contact terminal (15). The base material (11) is a contact terminal (15)
And the IC chip (13), etc., to maintain the shape as a printed wiring board (10) for an IC card, the most typical one of which is made of glass fiber reinforced epoxy resin and has a single-sided adhesive. It is with layers. As the substrate (11), in addition to the above materials, a rigid or flexible material made of a composite material such as paper phenol or paper epoxy, a triazine-modified resin, a polyimide resin film, a polyester film, or the like is used. In addition, as the adhesive layer of the substrate with the single-sided adhesive layer,
Usually, an uncured thermosetting resin or a thermoplastic resin is used. Each of the through holes (17) and the cavities (12) are formed in the base material (11). The through holes (17) and the cavities (12) are formed by drilling or punching with a mold. Things. Then, a copper foil is bonded to the through holes (17) and the surface side of the cavity (12) by hot pressing or the like. The contact terminal (15) is formed through processes such as resist formation, etching, and stripping. Of course, this contact terminal (15) does not have any holes. Therefore,
Through these contact terminals (15), through holes (1) are formed.
7) is in a completely closed state. Further, the back surface of the copper foil is smoothed by electrolytic polishing or chemical polishing to adjust the surface roughness on the wire bonding terminals (16). Of course, instead of adjusting the surface roughness of the copper foil, the surface roughness on the wire bonding terminal (16) may be adjusted by using a rolled foil having a smooth back surface from the beginning. In particular, the wire bonding terminal (16) formed on the back surface of the copper foil
By smoothing the surface and making the surface roughness 0.1 to 8 μm, sufficient bonding reliability can be obtained even when the gold plating thickness is 0.3 μm or less. Actually, a product with a gold plating thickness of 0.05 μm
Table 1 shows the strength in mode b shown in FIG. 5 when ultrasonic bonding was performed using a (1% Si) 32 μmφ wire. The surface roughness (Rmax) of the bonding terminal and interface peeling when ultrasonic bonding was performed using a 32 μm φ wire of Al (1% of Si) on the bonding terminal having a gold plating thickness of 0.3 μm (see FIG. 5) FIG. 4 shows the occurrence rates of the modes a and e). [Table 1] Nickel plating on copper foil which has been smoothed in advance,
In addition, gold-plated wire bonding terminals (1
6) and the IC chip (13) are connected by a gold wire or an aluminum wire. At this time, the gold plating of the wire bonding terminal (16) is preferably 99.9% or more, and the thickness thereof is preferably 0.01 to 0.3 μm. This is because, as shown in FIG. 3, if the thickness is less than 0.01 μm, the rate of occurrence of interface peeling increases.
This is because the interface peeling rate can be reduced to 0% at 0.3 μm, and even if it is 0.3 μm or more, there is not much meaning and it is not economical. Al (1% of Si) 32 on the bonding terminals with the back of the electrolytic foil (Rmax 8 μm) as the base
FIG. 3 shows the gold plating thickness and the occurrence rate of interface peeling (modes a and e shown in FIG. 5) when ultrasonic bonding is performed using a μmφ wire. As a means for connecting a gold wire or an aluminum wire, ultrasonic bonding or ultrasonic thermocompression bonding is generally used. Next, the most typical examples of the present invention will be described with specific numerical values. Example 1 A glass epoxy resin substrate (manufactured by Risho Kogyo Co., Ltd., trade name E) having a thickness of 0.13 mm (hereinafter, the mm thickness is abbreviated as t)
Using S-3524, with a 0.025 t adhesive layer on one side, a cavity hole and a through-hole (17) having a diameter of 1.0 mm (hereinafter, mm diameter is abbreviated as φ) are punched out with a mold. A 0.07 t electrolytic copper foil is bonded to the adhesive layer surface by a thermocompression press. After resist formation and etching, the copper foil surface in the through-hole is smoothed by chemical polishing, and electrolytic nickel plating 3 μm and electrolytic gold plating 0.3 μm are applied to form an IC card according to the present invention as shown in FIG. A printed wiring board (10) was obtained. Example 2 Using a 0.1t polyester base material (Lumirror 100S, manufactured by Toray Co., Ltd.) with a 0.025t adhesive layer on one side, a cavity and a 1.0φ through hole (17) were formed by a mold. After punching, a 0.035 t rolled copper foil is bonded by a thermocompression press, and after resist formation and etching, electroless plating 0.01 μm is applied to the printed wiring board for an IC card as shown in FIG. 10) was obtained. According to the present invention, the sealing of the IC chip (13) and the connection portion thereof can be reliably performed with a simple configuration. In addition, it is possible to provide a printed wiring board for an IC card that can reliably prevent intrusion of dust and moisture. That is, it is possible to prevent deterioration of corrosion and disconnection of the bonding contact portion, wire bonding terminal, bonding wire, and IC chip of the printed circuit board for an IC card, and to enhance the reliability as the printed circuit board for the IC card. You can do it.
A conventional IC chip mounting substrate requires heat resistance to perform wire bonding. For example, in gold wire bonding, a preheat of 120 to 150 ° C. is applied to a base material. Therefore, when a polyester substrate was used, the surface of the substrate was softened, so that wire bonding could not be performed. On the other hand, in the printed wiring board for IC card of the present invention, since the wire bonding terminals are formed on the copper foil, good bonding can be performed regardless of the Tg of the base material. Furthermore, the printed wiring board for IC cards of the present invention does not need to form a conductor layer in the through-hole, so that the manufacturing process can be simplified and the manufacturing cost of the substrate can be reduced. According to the printed wiring board for IC card of the present invention, the back surface of the copper foil exposed in each through hole is a roughened surface, and the surface roughness is Rmax 0.1 to 8 μm.
In addition, the gold plating layer formed on the roughened surface is 0.01 to 0.3 μm thick and is 99.9% or more gold plating. Therefore, the copper foil exposed in each through hole is bonded. In the case of a terminal, the bonding characteristics can be made extremely good. And this IC
According to the printed wiring board for cards, the gold plating layer
By making the thickness 1 to 0.3 μm, it is possible to suppress the use of expensive gold and to make it economical.

【図面の簡単な説明】 【図1】本発明に係るICカード用プリント配線板にI
Cチップを搭載した状態を示す断面図。 【図2】図1のワイヤボンディング端子部の部分拡大断
面図。 【図3】金めっき厚と界面剥がれ発生率との関係を示す
グラフ。 【図4】表面粗さと界面剥がれの発生率との関係を示す
グラフ。 【図5】各モードを示す断面図。 【図6】従来のICカード用プリント配線板にICチッ
プを搭載した状態を示す断面図。 【符号の説明】 10:ICカード用プリント配線板 11:基材
12:キャビティ 13:ICチップ 14:ボンディングワイヤ
15:コンタクト端子 16:ワイヤボンディング端子 17:貫通孔
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 shows a printed wiring board for an IC card according to the present invention.
Sectional drawing which shows the state which mounted the C chip. FIG. 2 is a partially enlarged cross-sectional view of a wire bonding terminal portion of FIG. FIG. 3 is a graph showing the relationship between gold plating thickness and interface peeling occurrence rate. FIG. 4 is a graph showing the relationship between the surface roughness and the rate of occurrence of interface peeling. FIG. 5 is a sectional view showing each mode. FIG. 6 is a cross-sectional view showing a state in which an IC chip is mounted on a conventional printed wiring board for an IC card. [Description of Signs] 10: Printed wiring board for IC card 11: Base material
12: cavity 13: IC chip 14: bonding wire
15: Contact terminal 16: Wire bonding terminal 17: Through hole

Claims (1)

(57)【特許請求の範囲】 1.表面が外部に露出して外部接点となるコンタクト端
子を有して、前記コンタクト端子は基材に形成された貫
通孔を塞いでおり、その貫通孔内のコンタクト端子裏面
に、ニッケルめっき、さらに金めっきを施し、その部分
を搭載される電子部品とのワイヤボンディング端子とす
るICカード用プリント配線板(ただし、当該配線板に
搭載される電子部品を有して、前記コンタクト端子を前
記配線板に形成された貫通孔の全てを塞いだ状態で前記
配線板の表面に固着する構造を除く)であって、 _前記貫通孔内のコンタクト端子裏面は、銅箔の粗化面
であり、その表面粗さがRmax0.1〜8μmであ
り、 _前記貫通孔内のコンタクト端子裏面の金めっきは、9
9.9%以上の金めっきであり、その厚みが0.01〜
0.3μmであることを特徴とするICカード用プリン
ト配線板
(57) [Claims] It has a contact terminal whose surface is exposed to the outside and serves as an external contact, and the contact terminal closes a through hole formed in the base material. plating alms, IC card for a printed wiring board to wire bonding terminals of the electronic components mounted to the part (however, the wiring board
With electronic components to be mounted, with the contact terminals in front
In a state where all the through holes formed in the wiring board are closed,
Excluding a structure that is fixed to the surface of the wiring board) , the back surface of the contact terminal in the through hole is a roughened surface of copper foil, and the surface roughness is Rmax 0.1 to 8 μm; Gold plating on the back of the contact terminal in the through hole is 9
It is gold plating of 9.9% or more, and the thickness is 0.01 to
0.3 μm printed wiring board for IC card
JP7110187A 1995-04-10 1995-04-10 Printed wiring board for IC card Expired - Lifetime JP2660397B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7110187A JP2660397B2 (en) 1995-04-10 1995-04-10 Printed wiring board for IC card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7110187A JP2660397B2 (en) 1995-04-10 1995-04-10 Printed wiring board for IC card

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP62091505A Division JPH0615275B2 (en) 1987-04-13 1987-04-13 Printed wiring board for IC card

Publications (2)

Publication Number Publication Date
JPH07276871A JPH07276871A (en) 1995-10-24
JP2660397B2 true JP2660397B2 (en) 1997-10-08

Family

ID=14529258

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7110187A Expired - Lifetime JP2660397B2 (en) 1995-04-10 1995-04-10 Printed wiring board for IC card

Country Status (1)

Country Link
JP (1) JP2660397B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102006019925B4 (en) * 2006-04-28 2010-09-16 Infineon Technologies Ag Chip module, smart card and method of making this
KR100891330B1 (en) 2007-02-21 2009-03-31 삼성전자주식회사 Semiconductor package apparatus, Manufacturing method of the semiconductor package apparatus, Card apparatus having the semiconductor package apparatus and Manufacturing method of the card apparatus having the semiconductor package apparatus

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06104231B2 (en) * 1992-06-30 1994-12-21 昭和機械商事株式会社 Method for cleaning electrode plates for purification of oil-containing wastewater

Also Published As

Publication number Publication date
JPH07276871A (en) 1995-10-24

Similar Documents

Publication Publication Date Title
US7067912B2 (en) Wired circuit board
US6660942B2 (en) Semiconductor device with an exposed external-connection terminal
JP3475569B2 (en) Package and manufacturing method thereof
JP2660397B2 (en) Printed wiring board for IC card
JPS6386491A (en) Metallic core printed wiring board
JP3501268B2 (en) Flexible printed wiring board
JP2565387B2 (en) Printed wiring board for IC card and manufacturing method thereof
JPH08202844A (en) Electronic unit and its manufacture
US6109369A (en) Chip scale package
JPH0615275B2 (en) Printed wiring board for IC card
JPH09306949A (en) Tape automated bonding to composite bumps
JP3346216B2 (en) Printed wiring board
JP2711664B2 (en) IC card manufacturing method
JP2589093B2 (en) IC card manufacturing method
JP3329699B2 (en) Multilayer wiring board and method of manufacturing the same
JPH1074859A (en) Qfn semiconductor package
JPH05509267A (en) Method for manufacturing a portable data medium device
JP2676107B2 (en) Substrate for mounting electronic components
JP2654032B2 (en) Method for manufacturing semiconductor IC device
JP3470787B2 (en) Method of manufacturing composite package for semiconductor device
JP3167360B2 (en) Manufacturing method of substrate for hybrid integrated circuit
JP2001291800A (en) Package for electronic component
JP3694949B2 (en) Electronic component mounting board
JPH091969A (en) Ic card and manufacture thereof
JP3174975B2 (en) Electronic component mounting equipment

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term