JP2514007Y2 - 半導体集積回路製造装置 - Google Patents

半導体集積回路製造装置

Info

Publication number
JP2514007Y2
JP2514007Y2 JP1990041824U JP4182490U JP2514007Y2 JP 2514007 Y2 JP2514007 Y2 JP 2514007Y2 JP 1990041824 U JP1990041824 U JP 1990041824U JP 4182490 U JP4182490 U JP 4182490U JP 2514007 Y2 JP2514007 Y2 JP 2514007Y2
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor integrated
bonding
circuit manufacturing
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1990041824U
Other languages
English (en)
Japanese (ja)
Other versions
JPH042031U (enrdf_load_stackoverflow
Inventor
卓好 渡辺
Original Assignee
山形日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 山形日本電気株式会社 filed Critical 山形日本電気株式会社
Priority to JP1990041824U priority Critical patent/JP2514007Y2/ja
Publication of JPH042031U publication Critical patent/JPH042031U/ja
Application granted granted Critical
Publication of JP2514007Y2 publication Critical patent/JP2514007Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP1990041824U 1990-04-19 1990-04-19 半導体集積回路製造装置 Expired - Lifetime JP2514007Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990041824U JP2514007Y2 (ja) 1990-04-19 1990-04-19 半導体集積回路製造装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990041824U JP2514007Y2 (ja) 1990-04-19 1990-04-19 半導体集積回路製造装置

Publications (2)

Publication Number Publication Date
JPH042031U JPH042031U (enrdf_load_stackoverflow) 1992-01-09
JP2514007Y2 true JP2514007Y2 (ja) 1996-10-16

Family

ID=31552824

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990041824U Expired - Lifetime JP2514007Y2 (ja) 1990-04-19 1990-04-19 半導体集積回路製造装置

Country Status (1)

Country Link
JP (1) JP2514007Y2 (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0212932A (ja) * 1988-06-30 1990-01-17 Mitsubishi Electric Corp ワイヤボンディング装置

Also Published As

Publication number Publication date
JPH042031U (enrdf_load_stackoverflow) 1992-01-09

Similar Documents

Publication Publication Date Title
JP2514007Y2 (ja) 半導体集積回路製造装置
JPS5449066A (en) Semiconductor device
JPH11274219A (ja) ボンディング座標の補正方法及び補正装置
JPH03105937A (ja) 半導体装置
JPH0278239A (ja) ワイヤボンディング方法
JPH03194956A (ja) 表面実装型モールド封止半導体装置
JP2753363B2 (ja) 半導体装置
JPH1032219A (ja) ワイヤ−ボンディング方法
JPS55163856A (en) Apparatus for positioning semiconductor device enclosure
KR200148623Y1 (ko) 큐에프피용 반도체 칩_
JPH04279052A (ja) 半導体集積回路装置
JPH06326234A (ja) 半導体装置用リードフレームおよび前記リードフレームを使用した半導体装置
JPH01205557A (ja) 半導体装置
JPS59164250U (ja) 集積回路用リ−ドフレ−ム
JP2003133495A (ja) コネクター型半導体素子
JPH0634267U (ja) フレキシブルサーキット
JPS62293748A (ja) 半導体集積回路装置
JPH03116767A (ja) Icのパッケージ
JPH04133461A (ja) 混成集積回路装置
JPH02215141A (ja) 半導体装置の製造方法
JPH04158537A (ja) 半導体装置の製造方法
JPS62266844A (ja) 半導体装置
JPH01114047A (ja) 半導体装置
JPH01115335U (enrdf_load_stackoverflow)
JPH04164355A (ja) 樹脂封止型半導体装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term