JP2023527770A5 - - Google Patents

Info

Publication number
JP2023527770A5
JP2023527770A5 JP2022570688A JP2022570688A JP2023527770A5 JP 2023527770 A5 JP2023527770 A5 JP 2023527770A5 JP 2022570688 A JP2022570688 A JP 2022570688A JP 2022570688 A JP2022570688 A JP 2022570688A JP 2023527770 A5 JP2023527770 A5 JP 2023527770A5
Authority
JP
Japan
Prior art keywords
memory
subset
data
expansion
memory module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022570688A
Other languages
English (en)
Japanese (ja)
Other versions
JP7660141B2 (ja
JP2023527770A (ja
Filing date
Publication date
Priority claimed from US16/883,869 external-priority patent/US12056382B2/en
Application filed filed Critical
Publication of JP2023527770A publication Critical patent/JP2023527770A/ja
Publication of JP2023527770A5 publication Critical patent/JP2023527770A5/ja
Application granted granted Critical
Publication of JP7660141B2 publication Critical patent/JP7660141B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022570688A 2020-05-26 2021-05-20 メモリにおける推論 Active JP7660141B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/883,869 2020-05-26
US16/883,869 US12056382B2 (en) 2020-05-26 2020-05-26 Inference in memory
PCT/US2021/033436 WO2021242608A1 (en) 2020-05-26 2021-05-20 Inference in memory

Publications (3)

Publication Number Publication Date
JP2023527770A JP2023527770A (ja) 2023-06-30
JP2023527770A5 true JP2023527770A5 (enExample) 2024-05-16
JP7660141B2 JP7660141B2 (ja) 2025-04-10

Family

ID=76641760

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022570688A Active JP7660141B2 (ja) 2020-05-26 2021-05-20 メモリにおける推論

Country Status (9)

Country Link
US (1) US12056382B2 (enExample)
EP (1) EP4158485A1 (enExample)
JP (1) JP7660141B2 (enExample)
KR (1) KR20230015334A (enExample)
CN (1) CN115516436B (enExample)
BR (1) BR112022023193A2 (enExample)
PH (1) PH12022553472A1 (enExample)
TW (1) TWI881126B (enExample)
WO (1) WO2021242608A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12493410B2 (en) * 2020-05-22 2025-12-09 Intel Corporation Accelerating system boot times via host-managed device memory
US12504999B2 (en) * 2022-06-10 2025-12-23 Dell Products L.P. LCS workload in-band service management system
CN119816819A (zh) * 2022-09-15 2025-04-11 谷歌有限责任公司 减少硬件加速器中的存储器体冲突
US20240184464A1 (en) * 2022-12-06 2024-06-06 Macronix International Co., Ltd. Method for operating memory device and memory device
US20240319880A1 (en) * 2023-03-21 2024-09-26 Micron Technology, Inc. Compute express link dram + nand system solution

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185704B1 (en) 1997-04-11 2001-02-06 Texas Instruments Incorporated System signaling schemes for processor and memory module
JP3507314B2 (ja) * 1997-11-19 2004-03-15 株式会社日立製作所 メモリコントローラおよびコンピュータシステム
JP4205743B2 (ja) * 2006-08-22 2009-01-07 エルピーダメモリ株式会社 半導体記憶装置及び半導体装置
US8359281B2 (en) 2008-06-04 2013-01-22 Nec Laboratories America, Inc. System and method for parallelizing and accelerating learning machine training and classification using a massively parallel accelerator
US8713379B2 (en) * 2011-02-08 2014-04-29 Diablo Technologies Inc. System and method of interfacing co-processors and input/output devices via a main memory system
JP2012234334A (ja) * 2011-04-28 2012-11-29 Toshiba Corp メモリ装置
US8495654B2 (en) * 2011-11-07 2013-07-23 International Business Machines Corporation Intranode data communications in a parallel computer
US8904068B2 (en) 2012-05-09 2014-12-02 Nvidia Corporation Virtual memory structure for coprocessors having memory allocation limitations
CN103747274B (zh) * 2013-12-18 2016-08-17 北京邮电大学 一种增设缓存集群的视频数据中心及其缓存资源调度方法
US10025747B2 (en) * 2015-05-07 2018-07-17 Samsung Electronics Co., Ltd. I/O channel scrambling/ECC disassociated communication protocol
JP6432450B2 (ja) * 2015-06-04 2018-12-05 富士通株式会社 並列計算装置、コンパイル装置、並列処理方法、コンパイル方法、並列処理プログラムおよびコンパイルプログラム
EP3308349B1 (en) * 2015-06-10 2025-01-29 Mobileye Vision Technologies Ltd. Image processor and methods for processing an image
KR101923661B1 (ko) * 2016-04-04 2018-11-29 주식회사 맴레이 플래시 기반 가속기 및 이를 포함하는 컴퓨팅 디바이스
US10732866B2 (en) * 2016-10-27 2020-08-04 Samsung Electronics Co., Ltd. Scaling out architecture for DRAM-based processing unit (DPU)
US10521389B2 (en) * 2016-12-23 2019-12-31 Ati Technologies Ulc Method and apparatus for accessing non-volatile memory as byte addressable memory
US10268389B2 (en) * 2017-02-22 2019-04-23 Micron Technology, Inc. Apparatuses and methods for in-memory operations
US10467159B2 (en) * 2017-07-14 2019-11-05 Arm Limited Memory node controller
JP7080698B2 (ja) * 2018-03-30 2022-06-06 株式会社デンソー 情報処理装置
US11347643B2 (en) * 2018-06-29 2022-05-31 Intel Corporation Control logic and methods to map host-managed device memory to a system address space
US10649927B2 (en) 2018-08-20 2020-05-12 Intel Corporation Dual in-line memory module (DIMM) programmable accelerator card

Similar Documents

Publication Publication Date Title
US9645829B2 (en) Techniques to communicate with a controller for a non-volatile dual in-line memory module
EP3982269A1 (en) Systems, methods, and devices for accelerators with virtualization and tiered memory
US12299548B2 (en) Data path for GPU machine learning training with key value SSD
KR102353782B1 (ko) NVMe 기반 솔리드 스테이트 드라이브에서 읽기 버퍼 사이즈 요구량을 감소하는 방법
WO2017123327A1 (en) Techniques to access or operate a dual in-line memory module via multiple data channels
US20200257633A1 (en) Memory devices and methods which may facilitate tensor memory access with memory maps based on memory operations
US20120221808A1 (en) Shared single-access memory with management of multiple parallel requests
US20180203622A1 (en) Vehicular device
US20160299839A1 (en) Control device for a motor vehicle
JP2009540431A5 (enExample)
JP2000353382A5 (enExample)
US10198374B2 (en) Configurable on-chip interconnection system and method and apparatus for implementing same, and storage medium
CN111352873B (zh) NVMe协议命令处理方法与装置
JP2018523876A5 (enExample)
US6782463B2 (en) Shared memory array
KR20190028609A (ko) 호스트로부터의 읽기 요청에 대한 짧은 읽기 응답 시간을 제공하기 위해 내부 동작을 일시적으로 중단하는 스토리지 장치
CN1296830C (zh) 中央处理单元启动的方法及系统
US9405477B2 (en) Method and system for maintaining release consistency in shared memory programming
JP5106147B2 (ja) マルチプロセッサ処理システム
CN108427584B (zh) 快速启动的具有并行计算核的芯片及该芯片的配置方法
JP2009033439A5 (enExample)
CN119396744B (zh) 设备互联系统、数据处理方法、装置及设备、介质和产品
CN114021715B (zh) 基于Tensorflow框架的深度学习训练方法
CN115878272B (zh) 图任务调度方法、执行端设备、存储介质及程序产品
US20140215200A1 (en) Data processing device with serial bus that needs initialization before use