JP2022544791A5 - - Google Patents

Info

Publication number
JP2022544791A5
JP2022544791A5 JP2022509631A JP2022509631A JP2022544791A5 JP 2022544791 A5 JP2022544791 A5 JP 2022544791A5 JP 2022509631 A JP2022509631 A JP 2022509631A JP 2022509631 A JP2022509631 A JP 2022509631A JP 2022544791 A5 JP2022544791 A5 JP 2022544791A5
Authority
JP
Japan
Prior art keywords
iommu
memory access
access request
primary
address translation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022509631A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022544791A (ja
JP7387873B2 (ja
Filing date
Publication date
Priority claimed from US16/548,692 external-priority patent/US11003588B2/en
Application filed filed Critical
Publication of JP2022544791A publication Critical patent/JP2022544791A/ja
Publication of JP2022544791A5 publication Critical patent/JP2022544791A5/ja
Application granted granted Critical
Publication of JP7387873B2 publication Critical patent/JP7387873B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022509631A 2019-08-22 2020-08-21 ネットワーク化された入出力メモリ管理ユニット Active JP7387873B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/548,692 US11003588B2 (en) 2019-08-22 2019-08-22 Networked input/output memory management unit
US16/548,692 2019-08-22
PCT/US2020/047376 WO2021035134A1 (en) 2019-08-22 2020-08-21 A networked input/output memory management unit

Publications (3)

Publication Number Publication Date
JP2022544791A JP2022544791A (ja) 2022-10-21
JP2022544791A5 true JP2022544791A5 (enExample) 2023-08-30
JP7387873B2 JP7387873B2 (ja) 2023-11-28

Family

ID=74646775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022509631A Active JP7387873B2 (ja) 2019-08-22 2020-08-21 ネットワーク化された入出力メモリ管理ユニット

Country Status (6)

Country Link
US (1) US11003588B2 (enExample)
EP (1) EP4018320B1 (enExample)
JP (1) JP7387873B2 (enExample)
KR (1) KR102693394B1 (enExample)
CN (1) CN114258536B (enExample)
WO (1) WO2021035134A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11874768B1 (en) * 2019-11-14 2024-01-16 Xilinx, Inc. Flash memory emulation
US11720401B2 (en) * 2020-03-27 2023-08-08 Intel Corporation Reclaiming and reusing pre-boot reserved memory post-boot
US11698860B2 (en) * 2020-12-28 2023-07-11 Ati Technologies Ulc Method, system, and apparatus for supporting multiple address spaces to facilitate data movement
US11550722B2 (en) * 2021-03-02 2023-01-10 Ati Technologies Ulc Method, system, and apparatus for supporting multiple address spaces to facilitate data movement
US12204461B2 (en) * 2021-06-25 2025-01-21 Intel Corporation Apparatus, system, and method for secure memory access control
JP7762041B2 (ja) * 2021-11-10 2025-10-29 ルネサスエレクトロニクス株式会社 半導体装置
CN118035134A (zh) * 2022-11-14 2024-05-14 华为技术有限公司 一种地址翻译方法及设备

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7548999B2 (en) * 2006-01-17 2009-06-16 Advanced Micro Devices, Inc. Chained hybrid input/output memory management unit
US8635385B2 (en) 2010-07-16 2014-01-21 Advanced Micro Devices, Inc. Mechanism to handle peripheral page faults
US9218310B2 (en) * 2013-03-15 2015-12-22 Google Inc. Shared input/output (I/O) unit
US20160062911A1 (en) * 2014-08-27 2016-03-03 Advanced Micro Devices, Inc. Routing direct memory access requests in a virtualized computing environment
US9594521B2 (en) 2015-02-23 2017-03-14 Advanced Micro Devices, Inc. Scheduling of data migration
MA41915A (fr) * 2015-04-07 2018-02-13 Benjamin Gittins Unités de requête de transfert de mémoire programmable
US10671419B2 (en) * 2016-02-29 2020-06-02 Red Hat Israel, Ltd. Multiple input-output memory management units with fine grained device scopes for virtual machines
US10678702B2 (en) * 2016-05-27 2020-06-09 Advanced Micro Devices, Inc. Using multiple memory elements in an input-output memory management unit for performing virtual address to physical address translations
US10176122B2 (en) * 2016-10-19 2019-01-08 Advanced Micro Devices, Inc. Direct memory access authorization in a processing system
US10514943B2 (en) * 2016-11-17 2019-12-24 Qualcomm Incorporated Method and apparatus for establishing system-on-chip (SOC) security through memory management unit (MMU) virtualization
US10380039B2 (en) 2017-04-07 2019-08-13 Intel Corporation Apparatus and method for memory management in a graphics processing environment
CN110046106B (zh) * 2019-03-29 2021-06-29 海光信息技术股份有限公司 一种地址转换方法、地址转换模块及系统
US11599621B2 (en) 2019-03-30 2023-03-07 Intel Corporation Apparatuses, methods, and systems for verification of input-output memory management unit to device attachment

Similar Documents

Publication Publication Date Title
JP2022544791A5 (enExample)
CN102792286B (zh) 虚拟化处理系统中的地址映射
US8984255B2 (en) Processing device with address translation probing and methods
CN101853226B (zh) 管芯上系统结构块的控制
CN107305509B (zh) 涉及内存的预分配的缓冲区映射方案
US8601235B2 (en) System and method for concurrently managing memory access requests
US20140164716A1 (en) Override system and method for memory access management
JPH0816479A (ja) メモリ・アドレス空間管理
CN113906389B (zh) 向访客操作系统提供输入输出存储器管理单元寄存器副本
US8166249B2 (en) Performing a least recently used (LRU) algorithm for a co-processor
CN114080587B (zh) 输入-输出存储器管理单元对访客操作系统缓冲区和日志的访问
US7009618B1 (en) Integrated I/O Remapping mechanism
JP4266629B2 (ja) ページ・テーブル属性によるバス・インタフェース選択
CN115456862B (zh) 一种用于图像处理器的访存处理方法及设备
CN104899159A (zh) 高速缓冲存储器Cache地址的映射处理方法和装置
WO2016195869A1 (en) Providing memory management unit (mmu) partitioned translation caches, and related apparatuses, methods, and computer-readable media
US20090158003A1 (en) Structure for a memory-centric page table walker
TWI230861B (en) Data processing system having no system memory
CN113272789A (zh) 由输入输出存储器管理单元进行的域标识符和装置标识符转译
JP2020514859A (ja) 変換索引バッファにおける構成可能なスキューアソシエイティビティ
US7024536B2 (en) Translation look-aside buffer for improving performance and reducing power consumption of a memory and memory management method using the same
US9652560B1 (en) Non-blocking memory management unit
EP3716080A1 (en) System, apparatus and method for application specific address mapping
US8706975B1 (en) Memory access management block bind system and method
US20060010262A1 (en) Procedure for processing a virtual address for programming a DMA controller and associated system on a chip