JP2021048287A - Wafer processing method - Google Patents

Wafer processing method Download PDF

Info

Publication number
JP2021048287A
JP2021048287A JP2019170350A JP2019170350A JP2021048287A JP 2021048287 A JP2021048287 A JP 2021048287A JP 2019170350 A JP2019170350 A JP 2019170350A JP 2019170350 A JP2019170350 A JP 2019170350A JP 2021048287 A JP2021048287 A JP 2021048287A
Authority
JP
Japan
Prior art keywords
wafer
protective tape
adhesive layer
wettability
grinding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2019170350A
Other languages
Japanese (ja)
Inventor
巻子 大前
Makiko Omae
巻子 大前
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Abrasive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Abrasive Systems Ltd filed Critical Disco Abrasive Systems Ltd
Priority to JP2019170350A priority Critical patent/JP2021048287A/en
Publication of JP2021048287A publication Critical patent/JP2021048287A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Grinding Of Cylindrical And Plane Surfaces (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Dicing (AREA)

Abstract

To provide a wafer processing method that, in dividing a wafer into individual device chips, is capable of preventing the device chips from being dispersed and capable of preventing quality of the device chips from being reduced.SOLUTION: A wafer processing method is constituted by at least: a division groove forming step of forming a division groove 18 having a depth corresponding to a finish thickness of a device chip 42, on a division scheduled line 4; a wettability improving step of radiating ultraviolet light to a surface 2a of a wafer 2 on which the division groove 18 is formed to improve wettability of the surface 2a of the wafer 2; a protective tape sticking step of sticking a protective tape 22 having an ultraviolet curing adhesive layer on the surface 2a of the wafer 2 having improved wettability; an adhesive layer curing step of slightly radiating ultraviolet light from the protective tape 22 side to slightly cure the adhesive layer; and a grinding step of holding the protective tape 22 side using a chuck table 28 of a grinding device 26, grinding a rear surface 2b of the wafer 2 to expose the division groove 18 on the rear surface 2b of the wafer 2, and dividing the wafer into individual device chips 42.SELECTED DRAWING: Figure 3

Description

本発明は、複数のデバイスが分割予定ラインによって区画され表面に形成されたウエーハを個々のデバイスチップに分割するウエーハの加工方法に関する。 The present invention relates to a method for processing a wafer in which a plurality of devices are partitioned by a scheduled division line and a wafer formed on the surface is divided into individual device chips.

IC、LSI等の複数のデバイスが分割予定ラインによって区画され表面に形成されたウエーハは、ダイシング装置によって個々のデバイスチップに分割され、分割された各デバイスチップは携帯電話、パソコン等の電気機器に利用される。 A wafer in which a plurality of devices such as ICs and LSIs are divided by a scheduled division line and formed on the surface is divided into individual device chips by a dicing device, and each divided device chip is used for an electric device such as a mobile phone or a personal computer. It will be used.

また、デバイスチップの厚みに相当する深さの分割溝を分割予定ラインに形成し、その後ウエーハの表面に保護テープを配設してウエーハの裏面を研削し、ウエーハの裏面に分割溝を表出させて個々のデバイスチップに分割する所謂先ダイシングと称される技術が提案されている(たとえば特許文献1参照)。 Further, a dividing groove having a depth corresponding to the thickness of the device chip is formed on the planned division line, and then a protective tape is arranged on the surface of the wafer to grind the back surface of the wafer to expose the dividing groove on the back surface of the wafer. A technique called so-called pre-dicing, in which the wafer is divided into individual device chips, has been proposed (see, for example, Patent Document 1).

特開平11−405250号公報Japanese Unexamined Patent Publication No. 11-405250

しかし、先ダイシングによってデバイスチップの厚みをより薄くすることは可能であるが、デバイスチップの大きさが1mm角以下(たとえば30μm角、厚み20μm)のウエーハが個々のデバイスチップに分割されると、デバイスチップとデバイスチップとの間でウネリが生じデバイスチップに欠けが生じて品質が低下するという問題がある。 However, although it is possible to reduce the thickness of the device chip by pre-dicing, when a wafer having a device chip size of 1 mm square or less (for example, 30 μm square, thickness 20 μm) is divided into individual device chips, There is a problem that swelling occurs between the device chips and the device chips are chipped, resulting in deterioration of quality.

また、上記した問題を解決する方法として、紫外線硬化型の粘着層を有する保護テープをウエーハの表面に貼着し、その後保護テープ側から紫外線を僅かに照射して粘着層を硬化させることで、保護テープの粘着層上でのデバイスチップとデバイスチップとの間のウネリを低減できるものの、粘着力の低下によって保護テープの粘着層からデバイスチップが剥離して飛散するという問題がある。 Further, as a method for solving the above-mentioned problems, a protective tape having an ultraviolet curable adhesive layer is attached to the surface of the wafer, and then a slight amount of ultraviolet rays is irradiated from the protective tape side to cure the adhesive layer. Although the swell between the device chip and the device chip on the adhesive layer of the protective tape can be reduced, there is a problem that the device chip is peeled off from the adhesive layer of the protective tape and scattered due to the decrease in adhesive strength.

上記事実に鑑みてなされた本発明の課題は、ウエーハを個々のデバイスチップに分割する際にデバイスチップが飛散するのを防止することができ、かつデバイスチップの品質の低下を防止することができるウエーハの加工方法を提供することである。 The problem of the present invention made in view of the above facts is that it is possible to prevent the device chips from scattering when the wafer is divided into individual device chips, and it is possible to prevent the quality of the device chips from deteriorating. To provide a processing method for wafers.

本発明は上記課題を解決するために以下のウエーハの加工方法を提供する。すなわち、複数のデバイスが分割予定ラインによって区画され表面に形成されたウエーハを個々のデバイスチップに分割するウエーハの加工方法であって、デバイスチップの仕上がり厚さに相当する深さの分割溝を分割予定ラインに形成する分割溝形成工程と、該分割溝が形成されたウエーハの表面に紫外線を照射してウエーハの表面の濡れ性を向上させる濡れ性向上工程と、濡れ性が向上したウエーハの表面に紫外線硬化型の粘着層を有する保護テープを貼着する保護テープ貼着工程と、保護テープ側から紫外線を僅かに照射して該粘着層を僅かに硬化させる粘着層硬化工程と、保護テープ側を研削装置のチャックテーブルで保持してウエーハの裏面を研削し該分割溝をウエーハの裏面に表出させて個々のデバイスチップに分割する研削工程と、から少なくとも構成されるウエーハの加工方法を本発明は提供する。 The present invention provides the following wafer processing method in order to solve the above problems. That is, it is a method of processing a wafer in which a plurality of devices are partitioned by a scheduled division line and the wafer formed on the surface is divided into individual device chips, and a dividing groove having a depth corresponding to the finished thickness of the device chip is divided. A step of forming a split groove formed on a planned line, a step of improving the wettability of the surface of the wafer by irradiating the surface of the wafer on which the split groove is formed with ultraviolet rays, and a step of improving the wettability of the surface of the wafer. A protective tape affixing step of attaching a protective tape having an ultraviolet curable adhesive layer to the wafer, an adhesive layer curing step of slightly irradiating the adhesive layer with ultraviolet rays from the protective tape side to slightly cure the adhesive layer, and a protective tape side. Is held by the chuck table of the grinding device, the back surface of the wafer is ground, the dividing groove is exposed on the back surface of the wafer, and the wafer is divided into individual device chips. The invention provides.

本発明のウエーハの加工方法は、デバイスチップの仕上がり厚さに相当する深さの分割溝を分割予定ラインに形成する分割溝形成工程と、該分割溝が形成されたウエーハの表面に紫外線を照射してウエーハの表面の濡れ性を向上させる濡れ性向上工程と、濡れ性が向上したウエーハの表面に紫外線硬化型の粘着層を有する保護テープを貼着する保護テープ貼着工程と、保護テープ側から紫外線を僅かに照射して該粘着層を僅かに硬化させる粘着層硬化工程と、保護テープ側を研削装置のチャックテーブルで保持してウエーハの裏面を研削し該分割溝をウエーハの裏面に表出させて個々のデバイスチップに分割する研削工程と、から少なくとも構成されていることから、粘着層硬化工程において保護テープに紫外線を僅かに照射してもウエーハと保護テープとの間に所要の粘着力が維持されるため、研削工程において保護テープからデバイスチップが飛散するのを防止することができる。また、本発明のウエーハの加工方法では、ウエーハを個々のデバイスチップに分割する際にデバイスチップに欠けが生じないように保護テープ上におけるデバイスチップとデバイスチップとの間のウネリを抑制することができる程度に、保護テープの粘着層を僅かに硬化させるので、デバイスチップの品質の低下を防止することができる。 The method for processing a wafer of the present invention includes a split groove forming step of forming a split groove having a depth corresponding to the finished thickness of the device chip on a scheduled split line, and irradiating the surface of the wafer on which the split groove is formed with ultraviolet rays. The wettability improving step of improving the wettability of the surface of the wafer, the protective tape sticking step of sticking a protective tape having an ultraviolet curable adhesive layer on the surface of the wafer with improved wettability, and the protective tape side. The adhesive layer curing step of slightly irradiating the adhesive layer with ultraviolet rays to slightly cure the adhesive layer, and the protective tape side is held by the chuck table of the grinding device to grind the back surface of the wafer and the dividing groove is displayed on the back surface of the wafer. Since it is composed of at least a grinding process in which the wafer is taken out and divided into individual device chips, even if the protective tape is slightly irradiated with ultraviolet rays in the adhesive layer curing process, the required adhesion between the wafer and the protective tape is required. Since the force is maintained, it is possible to prevent the device chip from scattering from the protective tape in the grinding process. Further, in the processing method of the wafer of the present invention, it is possible to suppress the swell between the device chips on the protective tape so that the device chips are not chipped when the wafer is divided into individual device chips. Since the adhesive layer of the protective tape is slightly cured to the extent possible, deterioration of the quality of the device chip can be prevented.

ウエーハの斜視図。Perspective view of the wafer. (a)分割溝形成工程を実施している状態を示す斜視図、(b)分割溝が形成されたウエーハの斜視図。(A) A perspective view showing a state in which the dividing groove forming step is performed, and (b) a perspective view of a wafer in which the dividing groove is formed. 濡れ性向上工程を実施している状態を示す斜視図。The perspective view which shows the state which carries out the wettability improvement process. (a)保護テープ貼着工程を実施している状態を示す斜視図、(b)ローラで保護テープをウエーハに密着させている状態を示す斜視図。(A) A perspective view showing a state in which the protective tape attaching process is being carried out, and (b) a perspective view showing a state in which the protective tape is brought into close contact with the wafer by a roller. 粘着層硬化工程を実施している状態を示す斜視図。The perspective view which shows the state which carries out the adhesive layer hardening process. (a)研削工程を実施している状態を示す斜視図、(b)個々のデバイスチップに分割されたウエーハの斜視図。(A) A perspective view showing a state in which the grinding process is performed, and (b) a perspective view of a wafer divided into individual device chips. ウエーハ移し替え工程を実施した状態を示す斜視図。The perspective view which shows the state which carried out the wafer transfer process.

以下、本発明のウエーハの加工方法の好適実施形態について図面を参照しつつ説明する。 Hereinafter, preferred embodiments of the wafer processing method of the present invention will be described with reference to the drawings.

図1には、本発明のウエーハの加工方法によって加工が施される円板状のウエーハ2が示されている。図示の実施形態のウエーハ2はシリコン(Si)から形成されている。ウエーハ2の表面2aは格子状の分割予定ライン4によって複数の矩形領域に区画されており、複数の矩形領域のそれぞれにはIC、LSI等のデバイス6が形成されている。 FIG. 1 shows a disc-shaped wafer 2 processed by the wafer processing method of the present invention. The wafer 2 of the illustrated embodiment is formed of silicon (Si). The surface 2a of the wafer 2 is divided into a plurality of rectangular regions by a grid-like division schedule line 4, and devices 6 such as ICs and LSIs are formed in each of the plurality of rectangular regions.

図示の実施形態のウエーハの加工方法では、まず、デバイスチップの仕上がり厚さに相当する深さの分割溝を分割予定ライン4に形成する分割溝形成工程を実施する。分割溝形成工程は、たとえば図2に一部を示すダイシング装置8を用いて実施することができる。 In the wafer processing method of the illustrated embodiment, first, a dividing groove forming step of forming a dividing groove having a depth corresponding to the finished thickness of the device chip on the planned division line 4 is performed. The dividing groove forming step can be carried out, for example, by using the dicing device 8 shown in part in FIG.

ダイシング装置8は、ウエーハ2を吸引保持するチャックテーブル10と、チャックテーブル10に吸引保持されたウエーハ2を切削する切削手段12とを備える。チャックテーブル10は、上下方向に延びる軸線を中心として回転自在に構成されていると共に、図2に矢印Xで示すX軸方向に移動自在に構成されている。切削手段12は、X軸方向に直交するY軸方向(図2に矢印Yで示す方向)を軸心として回転自在に構成されたスピンドル14と、スピンドル14の先端に固定された環状の切削ブレード16とを含む。なお、X軸方向およびY軸方向が規定する平面は実質上水平である。 The dicing device 8 includes a chuck table 10 that sucks and holds the wafer 2 and a cutting means 12 that cuts the wafer 2 that is sucked and held by the chuck table 10. The chuck table 10 is configured to be rotatable around an axis extending in the vertical direction, and is configured to be movable in the X-axis direction indicated by the arrow X in FIG. The cutting means 12 includes a spindle 14 rotatably configured around the Y-axis direction (direction indicated by the arrow Y in FIG. 2) orthogonal to the X-axis direction, and an annular cutting blade fixed to the tip of the spindle 14. 16 and are included. The plane defined by the X-axis direction and the Y-axis direction is substantially horizontal.

分割溝形成工程では、まず、ウエーハ2の表面2aを上に向けて、チャックテーブル10の上面でウエーハ2を吸引保持する。次いで、ダイシング装置8の撮像手段(図示していない。)で上方からウエーハ2を撮像し、撮像手段で撮像したウエーハ2の画像に基づいて、分割予定ライン4をX軸方向に整合させると共に、X軸方向に整合させた分割予定ライン4を切削ブレード16の下方に位置づける。 In the dividing groove forming step, first, the wafer 2 is sucked and held on the upper surface of the chuck table 10 with the surface 2a of the wafer 2 facing upward. Next, the wafer 2 is imaged from above by the imaging means (not shown) of the dicing apparatus 8, and the scheduled division line 4 is aligned in the X-axis direction based on the image of the wafer 2 captured by the imaging means. The planned division line 4 aligned in the X-axis direction is positioned below the cutting blade 16.

次いで、図2に矢印Aで示す方向に高速回転させた切削ブレード16の刃先をデバイスチップの仕上がり厚さに相当する深さまで、ウエーハ2の表面2a側から分割予定ライン4に切り込ませると共に、切削手段12に対してチャックテーブル10を相対的にX軸方向に加工送りする分割溝形成加工を施す。これによって、分割予定ライン4に沿ってデバイスチップの厚みに相当する深さの分割溝18をウエーハ2に形成することができる。 Next, the cutting edge of the cutting blade 16 rotated at high speed in the direction indicated by the arrow A in FIG. 2 is cut into the planned division line 4 from the surface 2a side of the wafer 2 to a depth corresponding to the finished thickness of the device chip. A split groove forming process is performed in which the chuck table 10 is processed and fed relative to the cutting means 12 in the X-axis direction. As a result, the dividing groove 18 having a depth corresponding to the thickness of the device chip can be formed in the wafer 2 along the scheduled division line 4.

次いで、分割予定ライン4のY軸方向の間隔の分だけ、チャックテーブル10に対して切削ブレード16を相対的にY軸方向に割り出し送りしながら分割溝形成加工を繰り返し、X軸方向に整合させた分割予定ライン4のすべてに沿って分割溝18を形成する。また、チャックテーブル10を90度回転させた上で、割り出し送りしながら分割溝形成加工を繰り返し、図2(b)に示すとおり、先に分割溝18を形成した分割予定ライン4と直交する分割予定ライン4のすべてに沿って分割溝18を形成する。このようにして、デバイスチップの仕上がり厚さに相当する深さの分割溝18を格子状の分割予定ライン4に形成する。 Next, the division groove forming process is repeated while indexing and feeding the cutting blade 16 relative to the chuck table 10 in the Y-axis direction by the distance in the Y-axis direction of the planned division line 4, and aligning the cutting blade 16 in the X-axis direction. A dividing groove 18 is formed along all of the planned division lines 4. Further, after rotating the chuck table 10 by 90 degrees, the division groove forming process is repeated while indexing and feeding, and as shown in FIG. 2B, the division orthogonal to the planned division line 4 in which the division groove 18 is formed earlier is formed. Dividing grooves 18 are formed along all of the planned lines 4. In this way, the dividing groove 18 having a depth corresponding to the finished thickness of the device chip is formed in the grid-like division scheduled line 4.

分割溝形成工程を実施した後、分割溝18が形成されたウエーハ2の表面2aに紫外線を照射してウエーハ2の表面2aの濡れ性を向上させる濡れ性向上工程を実施する。 After carrying out the dividing groove forming step, the wettability improving step of irradiating the surface 2a of the wafer 2 on which the dividing groove 18 is formed with ultraviolet rays to improve the wettability of the surface 2a of the wafer 2 is carried out.

濡れ性向上工程では、図3に示すとおり、まず、ウエーハ2の表面2aを上側に向け、裏面2bを下側に向けた状態で、紫外線照射装置20の下方にウエーハ2を位置づける。次いで、紫外線照射装置20からウエーハ2の表面2aに紫外線を照射(たとえば、出力100Wで1〜2分程度照射)する。これによって、ウエーハ2の表面2aに存在する有機物等を除去し、表面2aの濡れ性を向上させることができる。 In the wettability improving step, as shown in FIG. 3, first, the wafer 2 is positioned below the ultraviolet irradiation device 20 with the front surface 2a of the wafer 2 facing upward and the back surface 2b facing downward. Next, the surface 2a of the wafer 2 is irradiated with ultraviolet rays from the ultraviolet irradiation device 20 (for example, irradiation with an output of 100 W for about 1 to 2 minutes). As a result, organic substances and the like existing on the surface 2a of the wafer 2 can be removed, and the wettability of the surface 2a can be improved.

濡れ性向上工程を実施した後、図4に示すとおり、濡れ性が向上したウエーハ2の表面2aに紫外線硬化型の粘着層を有する保護テープ22を貼着する保護テープ貼着工程を実施する。デバイス6を保護するための保護テープ22は、ウエーハ2の直径と同一の直径を有する円形状である。保護テープ貼着工程では、ウエーハ2の表面2aに保護テープ22を貼着した後、図4(b)に示すとおり、適宜のローラ24で保護テープ22をウエーハ2に押し付けながらローラ24を転がして、ウエーハ2の表面2aに保護テープ22を密着させる。 After carrying out the wettability improving step, as shown in FIG. 4, a protective tape sticking step of sticking the protective tape 22 having the ultraviolet curable adhesive layer on the surface 2a of the wafer 2 having the improved wettability is carried out. The protective tape 22 for protecting the device 6 has a circular shape having the same diameter as the diameter of the wafer 2. In the protective tape attaching step, after the protective tape 22 is attached to the surface 2a of the wafer 2, as shown in FIG. 4B, the roller 24 is rolled while pressing the protective tape 22 against the wafer 2 with an appropriate roller 24. , The protective tape 22 is brought into close contact with the surface 2a of the wafer 2.

保護テープ貼着工程は、ウエーハ2の表面2aの濡れ性が向上した状態で実施するため、保護テープ貼着工程を実施した後のウエーハ2の表面2aと保護テープ22の粘着層との間の粘着力は、ウエーハ2の表面2aの濡れ性が向上していない状態でウエーハ2の表面2aに保護テープ22を貼着した場合の粘着力よりも強い。 Since the protective tape sticking step is carried out in a state where the wettability of the surface 2a of the wafer 2 is improved, between the surface 2a of the wafer 2 and the adhesive layer of the protective tape 22 after the protective tape sticking step is carried out. The adhesive strength is stronger than the adhesive strength when the protective tape 22 is attached to the surface 2a of the wafer 2 in a state where the wettability of the surface 2a of the wafer 2 is not improved.

保護テープ貼着工程を実施した後、保護テープ22側から紫外線を僅かに照射して粘着層を僅かに硬化させる粘着層硬化工程を実施する。 After carrying out the protective tape sticking step, the adhesive layer curing step of slightly irradiating the protective tape 22 side with ultraviolet rays to slightly cure the adhesive layer is carried out.

粘着層硬化工程では、図5に示すとおり、まず、ウエーハ2を下側に向け、保護テープ22を上側に向けた状態で、紫外線照射装置20の下方にウエーハ2を位置づける。次いで、紫外線照射装置20から紫外線を僅かに照射(たとえば、出力100Wで2秒程度照射)して、後述の研削工程においてウエーハ2を個々のデバイスチップに分割する際にデバイスチップに欠けが生じないように保護テープ22上におけるデバイスチップとデバイスチップとの間のウネリを抑制することができる程度に、保護テープ22の粘着層を僅かに硬化させる。 In the adhesive layer curing step, as shown in FIG. 5, the wafer 2 is first positioned below the ultraviolet irradiation device 20 with the wafer 2 facing downward and the protective tape 22 facing upward. Next, the device chip is not chipped when the wafer 2 is divided into individual device chips in the grinding step described later by slightly irradiating the ultraviolet irradiation device 20 with ultraviolet rays (for example, irradiating with an output of 100 W for about 2 seconds). As described above, the adhesive layer of the protective tape 22 is slightly cured to such an extent that the swell between the device chips on the protective tape 22 can be suppressed.

粘着層硬化工程を実施した後のウエーハ2と保護テープ22との間の粘着力について説明する。上述したとおり、保護テープ貼着工程では、ウエーハ2の表面2aの濡れ性が向上した状態でウエーハ2の表面2aに保護テープ22を貼着しており、ウエーハ2の表面2aの濡れ性が向上していない状態でウエーハ2の表面2aに保護テープ22を貼着した場合よりも、ウエーハ2と保護テープ22との間の粘着力が強い。また、粘着層硬化工程において、紫外線照射により保護テープ22の粘着層を僅かに硬化させると、ウエーハ2と保護テープ22との間の粘着力が若干低下する。この際、粘着層硬化工程を実施した後のウエーハ2と保護テープ22との間の粘着力が、ウエーハ2の表面2aの濡れ性が向上していない状態でウエーハ2の表面2aに保護テープ22を貼着した場合のウエーハ2と保護テープ22との間の粘着力と同程度となるように、紫外線照射により保護テープ22の粘着層を僅かに硬化させる。これによって、ウエーハ2と保護テープ22との間には所要の粘着力が維持されるので、後述の研削工程において、保護テープ22からデバイスチップが飛散するのを防止することができる。 The adhesive force between the wafer 2 and the protective tape 22 after the adhesive layer curing step is performed will be described. As described above, in the protective tape attaching step, the protective tape 22 is attached to the surface 2a of the wafer 2 in a state where the wettability of the surface 2a of the wafer 2 is improved, and the wettability of the surface 2a of the wafer 2 is improved. The adhesive strength between the wafer 2 and the protective tape 22 is stronger than when the protective tape 22 is attached to the surface 2a of the wafer 2 in the unfinished state. Further, in the adhesive layer curing step, if the adhesive layer of the protective tape 22 is slightly cured by irradiation with ultraviolet rays, the adhesive force between the wafer 2 and the protective tape 22 is slightly reduced. At this time, the adhesive force between the wafer 2 and the protective tape 22 after performing the adhesive layer curing step is such that the wettability of the surface 2a of the wafer 2 is not improved, and the protective tape 22 is applied to the surface 2a of the wafer 2. The adhesive layer of the protective tape 22 is slightly cured by irradiation with ultraviolet rays so that the adhesive strength between the wafer 2 and the protective tape 22 when the wafer is attached is about the same. As a result, the required adhesive force is maintained between the wafer 2 and the protective tape 22, so that it is possible to prevent the device chip from scattering from the protective tape 22 in the grinding process described later.

粘着層硬化工程を実施した後、保護テープ22側を研削装置のチャックテーブルで保持してウエーハ2の裏面2bを研削し分割溝18をウエーハ2の裏面2bに表出させて個々のデバイスチップに分割する研削工程を実施する。研削工程は、たとえば図6に一部を示す研削装置26を用いて実施することができる。 After performing the adhesive layer curing step, the protective tape 22 side is held by the chuck table of the grinding device, the back surface 2b of the wafer 2 is ground, and the dividing groove 18 is exposed on the back surface 2b of the wafer 2 to form individual device chips. Carry out a grinding process to divide. The grinding step can be carried out, for example, by using the grinding device 26 shown in part in FIG.

研削装置26は、ウエーハ2を吸引保持するチャックテーブル28と、チャックテーブル28に吸引保持されたウエーハ2を研削する研削手段30とを備える。上面においてウエーハ2を吸引保持するチャックテーブル28は、上下方向に延びる軸線を中心として回転自在に構成されている。研削手段30は、上下方向を軸心として回転自在に構成されたスピンドル32と、スピンドル32の下端に固定された円板状のホイールマウント34とを含む。ホイールマウント34の下面にはボルト36によって環状の研削ホイール38が固定されている。研削ホイール38の下面の外周縁部には、周方向に間隔をおいて環状に配置された複数の研削砥石40が固定されている。 The grinding device 26 includes a chuck table 28 that sucks and holds the wafer 2 and a grinding means 30 that grinds the wafer 2 that is sucked and held by the chuck table 28. The chuck table 28 that sucks and holds the wafer 2 on the upper surface is rotatably configured around an axis extending in the vertical direction. The grinding means 30 includes a spindle 32 rotatably configured about the vertical direction as an axis, and a disc-shaped wheel mount 34 fixed to the lower end of the spindle 32. An annular grinding wheel 38 is fixed to the lower surface of the wheel mount 34 by bolts 36. A plurality of grinding wheels 40 arranged in an annular shape at intervals in the circumferential direction are fixed to the outer peripheral edge of the lower surface of the grinding wheel 38.

図6を参照して説明を続けると、研削工程では、まず、ウエーハ2の裏面2bを上に向けて、チャックテーブル28の上面で保護部材22側からウエーハ2を吸引保持する。次いで、上方からみて反時計回りに所定の回転速度(たとえば300rpm)でチャックテーブル28を回転させる。また、上方からみて反時計回りに所定の回転速度(たとえば6000rpm)でスピンドル32を回転させる。 Continuing the description with reference to FIG. 6, in the grinding process, first, the back surface 2b of the wafer 2 is turned upward, and the wafer 2 is sucked and held from the protective member 22 side on the upper surface of the chuck table 28. Next, the chuck table 28 is rotated at a predetermined rotation speed (for example, 300 rpm) counterclockwise when viewed from above. Further, the spindle 32 is rotated at a predetermined rotation speed (for example, 6000 rpm) counterclockwise when viewed from above.

次いで、研削装置26の昇降手段(図示していない。)でスピンドル32を下降させ、ウエーハ2の裏面2bに研削砥石40を接触させる。そして、所定の研削送り速度(たとえば1.0μm/s)でスピンドル32を下降させる。これによって、図6(b)に示すとおり、ウエーハ2の裏面2bを研削し分割溝18をウエーハ2の裏面2bに表出させてウエーハ2を個々のデバイスチップ42に分割することができる。 Next, the spindle 32 is lowered by an elevating means (not shown) of the grinding device 26, and the grinding wheel 40 is brought into contact with the back surface 2b of the wafer 2. Then, the spindle 32 is lowered at a predetermined grinding feed rate (for example, 1.0 μm / s). As a result, as shown in FIG. 6B, the back surface 2b of the wafer 2 can be ground to expose the dividing groove 18 on the back surface 2b of the wafer 2, and the wafer 2 can be divided into individual device chips 42.

研削工程を実施した後、図7に示すとおり、環状フレーム44の開口部44aに配置された粘着テープ46に、ウエーハ2の形態を保持した状態で複数のデバイスチップ42を移し替えるウエーハ移し替え工程を実施する。ウエーハ移し替え工程では、まず、ウエーハ2の表面2a側(デバイス6側)を上に向けて、複数のデバイスチップ42を粘着テープ46に貼り付ける。次いで、保護テープ22をデバイスチップ42から除去する。 After performing the grinding step, as shown in FIG. 7, a wafer transfer step of transferring a plurality of device chips 42 to the adhesive tape 46 arranged in the opening 44a of the annular frame 44 while maintaining the form of the wafer 2. To carry out. In the wafer transfer step, first, the plurality of device chips 42 are attached to the adhesive tape 46 with the surface 2a side (device 6 side) of the wafer 2 facing upward. The protective tape 22 is then removed from the device chip 42.

以上のとおりであり、図示の実施形態のウエーハの加工方法では、紫外線の照射によって濡れ性が向上したウエーハ2の表面2aに紫外線硬化型の粘着層を有する保護テープ22を貼着するので、粘着層硬化工程において、保護テープ22に紫外線を僅かに照射して保護テープ22の粘着層を僅かに硬化させても、ウエーハ2の表面2aと保護テープ22の粘着層との間には所要の粘着力が維持される。したがって、図示の実施形態のウエーハの加工方法では、研削工程においてウエーハ2を個々のデバイスチップ42に分割する際に、保護テープ22からデバイスチップ42が飛散するのを防止することができる。 As described above, in the wafer processing method of the illustrated embodiment, the protective tape 22 having an ultraviolet curable adhesive layer is attached to the surface 2a of the wafer 2 whose wettability is improved by irradiation with ultraviolet rays, so that it is adherent. In the layer curing step, even if the protective tape 22 is slightly irradiated with ultraviolet rays to slightly cure the adhesive layer of the protective tape 22, the required adhesion between the surface 2a of the wafer 2 and the adhesive layer of the protective tape 22 is required. Power is maintained. Therefore, in the wafer processing method of the illustrated embodiment, it is possible to prevent the device chip 42 from scattering from the protective tape 22 when the wafer 2 is divided into individual device chips 42 in the grinding process.

また、図示の実施形態のウエーハの加工方法では、ウエーハ2を個々のデバイスチップ42に分割する際にデバイスチップ42に欠けが生じないように保護テープ22上におけるデバイスチップ42とデバイスチップ42との間のウネリを抑制することができる程度に、保護テープ22の粘着層を僅かに硬化させるので、デバイスチップ42の品質の低下を防止することができる。 Further, in the wafer processing method of the illustrated embodiment, the device chip 42 and the device chip 42 on the protective tape 22 are provided so that the device chip 42 is not chipped when the wafer 2 is divided into individual device chips 42. Since the adhesive layer of the protective tape 22 is slightly cured to the extent that swelling between them can be suppressed, deterioration of the quality of the device chip 42 can be prevented.

2:ウエーハ
2a:ウエーハの表面
2b:ウエーハの裏面
4:分割予定ライン
6:デバイス
18:分割溝
22:保護テープ
26:研削装置
28:チャックテーブル
42:デバイスチップ
2: Wafer 2a: Wafer front surface 2b: Wafer back surface 4: Scheduled division line 6: Device 18: Division groove 22: Protective tape 26: Grinding device 28: Chuck table 42: Device chip

Claims (1)

複数のデバイスが分割予定ラインによって区画され表面に形成されたウエーハを個々のデバイスチップに分割するウエーハの加工方法であって、
デバイスチップの仕上がり厚さに相当する深さの分割溝を分割予定ラインに形成する分割溝形成工程と、
該分割溝が形成されたウエーハの表面に紫外線を照射してウエーハの表面の濡れ性を向上させる濡れ性向上工程と、
濡れ性が向上したウエーハの表面に紫外線硬化型の粘着層を有する保護テープを貼着する保護テープ貼着工程と、
保護テープ側から紫外線を僅かに照射して該粘着層を僅かに硬化させる粘着層硬化工程と、
保護テープ側を研削装置のチャックテーブルで保持してウエーハの裏面を研削し該分割溝をウエーハの裏面に表出させて個々のデバイスチップに分割する研削工程と、
から少なくとも構成されるウエーハの加工方法。
It is a processing method of a wafer in which a plurality of devices are partitioned by a scheduled division line and the wafer formed on the surface is divided into individual device chips.
A dividing groove forming step of forming a dividing groove having a depth corresponding to the finished thickness of the device chip on the planned division line, and
A wettability improving step of irradiating the surface of the wafer on which the dividing groove is formed with ultraviolet rays to improve the wettability of the surface of the wafer.
A protective tape application process in which a protective tape having an ultraviolet curable adhesive layer is attached to the surface of a wafer with improved wettability.
An adhesive layer curing step in which the adhesive layer is slightly cured by slightly irradiating ultraviolet rays from the protective tape side, and
A grinding process in which the protective tape side is held by the chuck table of the grinding device, the back surface of the wafer is ground, the dividing groove is exposed on the back surface of the wafer, and the wafer is divided into individual device chips.
Wafer processing method consisting of at least.
JP2019170350A 2019-09-19 2019-09-19 Wafer processing method Pending JP2021048287A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2019170350A JP2021048287A (en) 2019-09-19 2019-09-19 Wafer processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2019170350A JP2021048287A (en) 2019-09-19 2019-09-19 Wafer processing method

Publications (1)

Publication Number Publication Date
JP2021048287A true JP2021048287A (en) 2021-03-25

Family

ID=74878727

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019170350A Pending JP2021048287A (en) 2019-09-19 2019-09-19 Wafer processing method

Country Status (1)

Country Link
JP (1) JP2021048287A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10242083A (en) * 1997-02-26 1998-09-11 Disco Abrasive Syst Ltd Dicing method
JP2010135356A (en) * 2008-12-02 2010-06-17 Disco Abrasive Syst Ltd Dicing method of wafer
JP2012160515A (en) * 2011-01-31 2012-08-23 Disco Abrasive Syst Ltd Workpiece processing method
JP2018041823A (en) * 2016-09-07 2018-03-15 株式会社ディスコ Tape pasting method
JP2018064021A (en) * 2016-10-12 2018-04-19 株式会社ディスコ Grinding device and processing method for wafer

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10242083A (en) * 1997-02-26 1998-09-11 Disco Abrasive Syst Ltd Dicing method
JP2010135356A (en) * 2008-12-02 2010-06-17 Disco Abrasive Syst Ltd Dicing method of wafer
JP2012160515A (en) * 2011-01-31 2012-08-23 Disco Abrasive Syst Ltd Workpiece processing method
JP2018041823A (en) * 2016-09-07 2018-03-15 株式会社ディスコ Tape pasting method
JP2018064021A (en) * 2016-10-12 2018-04-19 株式会社ディスコ Grinding device and processing method for wafer

Similar Documents

Publication Publication Date Title
US8513096B2 (en) Wafer dividing method
KR20160033631A (en) Wafer processing method
JP2011124266A (en) Method of processing wafer
KR102216978B1 (en) Support plate, method of forming same, and wafer processing method
KR20170046584A (en) Wafer processing method
JP7158932B2 (en) LED wafer processing method
KR101779622B1 (en) Method for grinding piece to be processed
KR20150131964A (en) Wafer processing method and intermediate member
TW201624557A (en) Wafer processing method
JP6803169B2 (en) Grinding method
JP5534793B2 (en) Wafer processing method
JP2021048287A (en) Wafer processing method
US20150093882A1 (en) Wafer processing method
TW201126586A (en) Wafer processing method
JP2016078218A (en) Grinding method of package substrate
JP7404007B2 (en) Wafer processing method
JP2020136463A (en) Processing method of wafer
JP2021048151A (en) Wafer processing method
JP2011238818A (en) Wafer processing method
JP2011124265A (en) Method of processing wafer
JP2021048288A (en) Wafer processing method
JP7355568B2 (en) Wafer processing method
JP5553585B2 (en) Wafer processing method
JP6422804B2 (en) Wafer processing method
JP7343339B2 (en) Wafer processing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220715

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230529

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20230530

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20230824

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20231121