JP2019179414A - 情報処理装置 - Google Patents
情報処理装置 Download PDFInfo
- Publication number
- JP2019179414A JP2019179414A JP2018068431A JP2018068431A JP2019179414A JP 2019179414 A JP2019179414 A JP 2019179414A JP 2018068431 A JP2018068431 A JP 2018068431A JP 2018068431 A JP2018068431 A JP 2018068431A JP 2019179414 A JP2019179414 A JP 2019179414A
- Authority
- JP
- Japan
- Prior art keywords
- information processing
- unit
- processing apparatus
- code
- hardware
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010365 information processing Effects 0.000 title claims abstract description 16
- 238000003745 diagnosis Methods 0.000 claims abstract description 19
- 238000000034 method Methods 0.000 claims abstract description 8
- 238000001514 detection method Methods 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 5
- 238000004891 communication Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
- G06F9/5038—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the execution order of a plurality of tasks, e.g. taking priority or time dependency constraints into consideration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
- G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0796—Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1479—Generic software techniques for error detection or fault masking
- G06F11/1492—Generic software techniques for error detection or fault masking by run-time replication performed by the application software
- G06F11/1494—N-modular type
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3024—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
- G06F11/324—Display of status information
- G06F11/327—Alarm or error message display
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
- G06F11/324—Display of status information
- G06F11/328—Computer systems status display
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
- G06F9/3009—Thread control instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Quality & Reliability (AREA)
- Computing Systems (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Debugging And Monitoring (AREA)
Abstract
Description
142:割当部
Claims (5)
- グラフ構造のプログラムを処理する複数の処理実行ハードウェアに処理を割り当てるスレッドスケジューラを含む情報処理装置であって、
予め格納されている診断用コードを読み込むコード読込部(141)と、
平均故障時間内に診断が完了するように前記診断用コードを複数の処理実行ハードウェアに実行させる割当部(142)と、を備える情報処理装置。 - 請求項1に記載の情報処理装置であって、
前記コード読込部は、予め格納されている前記診断用コードを実行した結果の期待値も読み込む、情報処理装置。 - 請求項1又は2に記載の情報処理装置であって、
前記処理実行ハードウェアは、実行コアを構成する演算器である、情報処理装置。 - 請求項1から3のいずれか1項に記載の情報処理装置であって、
前記割当部は、前記複数の処理実行ハードウェアそれぞれにおいて、前記診断用コードが異なるタイミングで実行されるように割り当てる、情報処理装置。 - 請求項1から4のいずれか1項に記載の情報処理装置であって、
前記割当部は、前記診断用コードの実行結果が故障を示すものである場合、他の同種の処理実行ハードウェアにて前記診断用コードを再実行させる、情報処理装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018068431A JP7236811B2 (ja) | 2018-03-30 | 2018-03-30 | 情報処理装置 |
EP19774351.1A EP3779700A4 (en) | 2018-03-30 | 2019-03-11 | INFORMATION PROCESSING DEVICE |
PCT/JP2019/009629 WO2019188177A1 (ja) | 2018-03-30 | 2019-03-11 | 情報処理装置 |
US17/034,513 US11892899B2 (en) | 2018-03-30 | 2020-09-28 | Information processing apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018068431A JP7236811B2 (ja) | 2018-03-30 | 2018-03-30 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019179414A true JP2019179414A (ja) | 2019-10-17 |
JP7236811B2 JP7236811B2 (ja) | 2023-03-10 |
Family
ID=68058885
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018068431A Active JP7236811B2 (ja) | 2018-03-30 | 2018-03-30 | 情報処理装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US11892899B2 (ja) |
EP (1) | EP3779700A4 (ja) |
JP (1) | JP7236811B2 (ja) |
WO (1) | WO2019188177A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113342625A (zh) * | 2021-06-30 | 2021-09-03 | 北京九章云极科技有限公司 | 一种数据监控方法及系统 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07248937A (ja) * | 1994-03-09 | 1995-09-26 | Nec Corp | 情報処理装置の自己診断方式 |
JP2002229792A (ja) * | 2001-01-31 | 2002-08-16 | Denso Corp | プログラム、電子制御装置 |
JP2006048402A (ja) * | 2004-08-05 | 2006-02-16 | Yokogawa Electric Corp | コントローラ |
JP2007317171A (ja) * | 2006-04-27 | 2007-12-06 | Matsushita Electric Ind Co Ltd | マルチスレッド計算機システム、マルチスレッド実行制御方法 |
JP2008009696A (ja) * | 2006-06-29 | 2008-01-17 | Fuji Xerox Co Ltd | 画像処理装置及びプログラム |
JP2008135018A (ja) * | 2006-10-31 | 2008-06-12 | Semiconductor Energy Lab Co Ltd | 半導体装置 |
JP2015206785A (ja) * | 2014-04-11 | 2015-11-19 | ルネサスエレクトロニクス株式会社 | 半導体装置、診断テスト方法及び診断テスト回路 |
JP2016170567A (ja) * | 2015-03-12 | 2016-09-23 | 日立オートモティブシステムズ株式会社 | 自動車用電子制御装置 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6615366B1 (en) | 1999-12-21 | 2003-09-02 | Intel Corporation | Microprocessor with dual execution core operable in high reliability mode |
US6938246B2 (en) * | 2000-05-08 | 2005-08-30 | Microtune (San Diego), Inc. | Diagnostic tool for a portable thread environment |
US7509533B1 (en) * | 2003-06-30 | 2009-03-24 | Sun Microsystems, Inc. | Methods and apparatus for testing functionality of processing devices by isolation and testing |
US9038070B2 (en) * | 2004-09-14 | 2015-05-19 | Synopsys, Inc. | Debug in a multicore architecture |
US8001549B2 (en) | 2006-04-27 | 2011-08-16 | Panasonic Corporation | Multithreaded computer system and multithread execution control method |
GB2443277B (en) * | 2006-10-24 | 2011-05-18 | Advanced Risc Mach Ltd | Performing diagnostics operations upon an asymmetric multiprocessor apparatus |
US9081688B2 (en) * | 2008-12-30 | 2015-07-14 | Intel Corporation | Obtaining data for redundant multithreading (RMT) execution |
US8966453B1 (en) * | 2010-11-24 | 2015-02-24 | ECOLE POLYTECHNIQUE FéDéRALE DE LAUSANNE | Automatic generation of program execution that reaches a given failure point |
US8930752B2 (en) * | 2011-02-15 | 2015-01-06 | International Business Machines Corporation | Scheduler for multiprocessor system switch with selective pairing |
JP6297853B2 (ja) | 2014-02-18 | 2018-03-20 | ルネサスエレクトロニクス株式会社 | マルチプロセッサシステム |
GB2537942B (en) | 2015-05-01 | 2017-06-14 | Imagination Tech Ltd | Fault tolerant processor for real-time systems |
-
2018
- 2018-03-30 JP JP2018068431A patent/JP7236811B2/ja active Active
-
2019
- 2019-03-11 EP EP19774351.1A patent/EP3779700A4/en active Pending
- 2019-03-11 WO PCT/JP2019/009629 patent/WO2019188177A1/ja active Application Filing
-
2020
- 2020-09-28 US US17/034,513 patent/US11892899B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07248937A (ja) * | 1994-03-09 | 1995-09-26 | Nec Corp | 情報処理装置の自己診断方式 |
JP2002229792A (ja) * | 2001-01-31 | 2002-08-16 | Denso Corp | プログラム、電子制御装置 |
JP2006048402A (ja) * | 2004-08-05 | 2006-02-16 | Yokogawa Electric Corp | コントローラ |
JP2007317171A (ja) * | 2006-04-27 | 2007-12-06 | Matsushita Electric Ind Co Ltd | マルチスレッド計算機システム、マルチスレッド実行制御方法 |
JP2008009696A (ja) * | 2006-06-29 | 2008-01-17 | Fuji Xerox Co Ltd | 画像処理装置及びプログラム |
JP2008135018A (ja) * | 2006-10-31 | 2008-06-12 | Semiconductor Energy Lab Co Ltd | 半導体装置 |
JP2015206785A (ja) * | 2014-04-11 | 2015-11-19 | ルネサスエレクトロニクス株式会社 | 半導体装置、診断テスト方法及び診断テスト回路 |
JP2016170567A (ja) * | 2015-03-12 | 2016-09-23 | 日立オートモティブシステムズ株式会社 | 自動車用電子制御装置 |
Also Published As
Publication number | Publication date |
---|---|
WO2019188177A1 (ja) | 2019-10-03 |
JP7236811B2 (ja) | 2023-03-10 |
EP3779700A1 (en) | 2021-02-17 |
EP3779700A4 (en) | 2021-06-02 |
US20210011827A1 (en) | 2021-01-14 |
US11892899B2 (en) | 2024-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9229765B2 (en) | Guarantee real time processing of soft real-time operating system by instructing core to enter a waiting period prior to transferring a high priority task | |
US10459771B2 (en) | Lightweight thread synchronization using shared memory state | |
US10838768B2 (en) | Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method | |
US20180267829A1 (en) | Method for configuring an it system, corresponding computer program and it system | |
JP5195408B2 (ja) | マルチコアシステム | |
WO2019188177A1 (ja) | 情報処理装置 | |
JP2009175960A (ja) | 仮想マルチプロセッサシステム | |
JPWO2011158441A1 (ja) | データ処理装置および方法、そのプロセッサユニット | |
JP7064367B2 (ja) | デッドロック回避方法、デッドロック回避装置 | |
JP2012133458A (ja) | マイコン、リソース割り当て方法 | |
JP2010092101A (ja) | 情報処理装置 | |
WO2019188171A1 (ja) | コード生成方法、コード生成装置 | |
JP4818820B2 (ja) | バスシステムおよびバススレーブならびにバス制御方法 | |
JP7169081B2 (ja) | 情報処理装置 | |
JP7039365B2 (ja) | デッドロック回避方法、デッドロック回避装置 | |
JP2007122337A (ja) | 演算装置 | |
WO2022137838A1 (ja) | プロセス割当制御装置、プロセス割当制御方法、及び、プロセス割当制御プログラムが格納された記録媒体 | |
WO2019188180A1 (ja) | スケジューリング方法、スケジューリング装置 | |
US20240201997A1 (en) | Enhanced offload to hardware accelerators | |
WO2019188181A1 (ja) | スケジューリング方法、スケジューリング装置 | |
WO2019188182A1 (ja) | プリフェッチコントローラ | |
WO2019188173A1 (ja) | 半導体装置 | |
US9342359B2 (en) | Information processing system and information processing method | |
JP2020086871A (ja) | 情報処理装置、プログラム、オペレーティングシステム、実行方法及びプログラムの修正方法 | |
JP2009230466A (ja) | 情報処理装置、情報処理装置の制御方法および制御プログラム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20190326 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20190327 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210215 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220111 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20220310 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220511 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220920 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221014 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230131 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230228 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7236811 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313115 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |