JP2018518777A5 - - Google Patents

Download PDF

Info

Publication number
JP2018518777A5
JP2018518777A5 JP2017565987A JP2017565987A JP2018518777A5 JP 2018518777 A5 JP2018518777 A5 JP 2018518777A5 JP 2017565987 A JP2017565987 A JP 2017565987A JP 2017565987 A JP2017565987 A JP 2017565987A JP 2018518777 A5 JP2018518777 A5 JP 2018518777A5
Authority
JP
Japan
Prior art keywords
address range
endpoint
ownership
host
data associated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2017565987A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018518777A (ja
Filing date
Publication date
Priority claimed from US15/184,181 external-priority patent/US20160371222A1/en
Application filed filed Critical
Publication of JP2018518777A publication Critical patent/JP2018518777A/ja
Publication of JP2018518777A5 publication Critical patent/JP2018518777A5/ja
Ceased legal-status Critical Current

Links

JP2017565987A 2015-06-22 2016-06-17 周辺構成要素相互接続(PCI)エクスプレス(PCIe)トランザクションレイヤへのコヒーレンシ駆動型拡張 Ceased JP2018518777A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562182815P 2015-06-22 2015-06-22
US62/182,815 2015-06-22
US15/184,181 US20160371222A1 (en) 2015-06-22 2016-06-16 COHERENCY DRIVEN ENHANCEMENTS TO A PERIPHERAL COMPONENT INTERCONNECT (PCI) EXPRESS (PCIe) TRANSACTION LAYER
US15/184,181 2016-06-16
PCT/US2016/038146 WO2016209733A1 (en) 2015-06-22 2016-06-17 Coherency driven enhancements to a peripheral component interconnect (pci) express (pcie) transaction layer

Publications (2)

Publication Number Publication Date
JP2018518777A JP2018518777A (ja) 2018-07-12
JP2018518777A5 true JP2018518777A5 (https=) 2019-07-04

Family

ID=56297124

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017565987A Ceased JP2018518777A (ja) 2015-06-22 2016-06-17 周辺構成要素相互接続(PCI)エクスプレス(PCIe)トランザクションレイヤへのコヒーレンシ駆動型拡張

Country Status (9)

Country Link
US (1) US20160371222A1 (https=)
EP (1) EP3311279A1 (https=)
JP (1) JP2018518777A (https=)
KR (1) KR20180019595A (https=)
CN (1) CN107980127A (https=)
AU (1) AU2016284002A1 (https=)
BR (1) BR112017027806A2 (https=)
TW (1) TW201701165A (https=)
WO (1) WO2016209733A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10514847B2 (en) 2016-12-28 2019-12-24 Amazon Technologies, Inc. Data storage system with multiple durability levels
US10771550B2 (en) 2016-12-28 2020-09-08 Amazon Technologies, Inc. Data storage system with redundant internal networks
US11301144B2 (en) * 2016-12-28 2022-04-12 Amazon Technologies, Inc. Data storage system
US10484015B2 (en) 2016-12-28 2019-11-19 Amazon Technologies, Inc. Data storage system with enforced fencing
US10474620B2 (en) 2017-01-03 2019-11-12 Dell Products, L.P. System and method for improving peripheral component interface express bus performance in an information handling system
US11010064B2 (en) 2017-02-15 2021-05-18 Amazon Technologies, Inc. Data system with flush views
CN110462598B (zh) * 2017-04-07 2023-08-18 松下知识产权经营株式会社 信息处理装置
US10366027B2 (en) * 2017-11-29 2019-07-30 Advanced Micro Devices, Inc. I/O writes with cache steering
US11169723B2 (en) 2019-06-28 2021-11-09 Amazon Technologies, Inc. Data storage system with metadata check-pointing
US12423437B2 (en) * 2021-09-23 2025-09-23 International Business Machines Corporation Fuzzing based security assessment

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2675981B2 (ja) * 1993-09-20 1997-11-12 インターナショナル・ビジネス・マシーンズ・コーポレイション スヌープ・プッシュ・オペレーションを回避する方法
US6018792A (en) * 1997-07-02 2000-01-25 Micron Electronics, Inc. Apparatus for performing a low latency memory read with concurrent snoop
US20040128269A1 (en) * 2002-12-27 2004-07-01 Milligan Charles A. System and method for managing data through families of inter-related metadata tables
US7162706B2 (en) * 2004-03-05 2007-01-09 Picocraft Design Systems, Inc. Method for analyzing and validating clock integration properties in circuit systems
US20070233928A1 (en) * 2006-03-31 2007-10-04 Robert Gough Mechanism and apparatus for dynamically providing required resources for a hot-added PCI express endpoint or hierarchy
US7836129B2 (en) * 2006-12-19 2010-11-16 International Business Machines Corporation Communication between host systems using a queuing system and shared memories
US7860930B2 (en) * 2006-12-19 2010-12-28 International Business Machines Corporation Communication between host systems using a transaction protocol and shared memories
US20090006668A1 (en) * 2007-06-28 2009-01-01 Anil Vasudevan Performing direct data transactions with a cache memory
CN101178697B (zh) * 2007-12-12 2011-08-03 杭州华三通信技术有限公司 一种pcie设备通信方法及系统
CN101276318B (zh) * 2008-05-12 2010-06-09 北京航空航天大学 基于pci-e总线的直接存取数据传输控制装置
US8838907B2 (en) * 2009-10-07 2014-09-16 Hewlett-Packard Development Company, L.P. Notification protocol based endpoint caching of host memory
US8650337B2 (en) * 2010-06-23 2014-02-11 International Business Machines Corporation Runtime determination of translation formats for adapter functions
KR101564520B1 (ko) * 2011-08-23 2015-10-29 후지쯔 가부시끼가이샤 정보 처리 장치 및 스케줄링 방법
US9002790B2 (en) * 2011-09-14 2015-04-07 Google Inc. Hosted storage locking
US9189441B2 (en) * 2012-10-19 2015-11-17 Intel Corporation Dual casting PCIE inbound writes to memory and peer devices
JP6139689B2 (ja) * 2012-10-22 2017-05-31 インテル・コーポレーション 装置
CN103885908B (zh) * 2014-03-04 2017-01-25 中国科学院计算技术研究所 一种基于外部设备可访问寄存器的数据传输系统及其方法

Similar Documents

Publication Publication Date Title
JP2018518777A5 (https=)
US10120832B2 (en) Direct access to local memory in a PCI-E device
US10031857B2 (en) Address translation services for direct accessing of local memory over a network fabric
US10282132B2 (en) Methods and systems for processing PRP/SGL entries
AU2014291635B2 (en) Computing architecture with peripherals
JP2016522942A5 (https=)
CN103782282B (zh) 具有用于虚拟化输入/输出的处理器局部一致性的计算机系统
JP2019517687A5 (https=)
JP2018505501A5 (https=)
JP2014238850A5 (https=)
JP2017502435A5 (https=)
RU2014139597A (ru) Представление фильтрации наблюдения, ассоциированной с буфером данных
JP2014149849A5 (https=)
JP2013037517A5 (https=)
JP2017516228A5 (https=)
JP2014120151A5 (https=)
US10338813B2 (en) Storage controller and using method therefor
US10467138B2 (en) Caching policies for processing units on multiple sockets
JP2018518777A (ja) 周辺構成要素相互接続(PCI)エクスプレス(PCIe)トランザクションレイヤへのコヒーレンシ駆動型拡張
JP2021503129A5 (https=)
TW201502972A (zh) 共享記憶體系統
US9183150B2 (en) Memory sharing by processors
CN104239252A (zh) 数据存储系统的数据传输方法、装置及系统
KR20200088391A (ko) 공통 메모리 페이지로부터 메모리로의 캐시 라인들의 린싱
JP2017527027A5 (https=)