CN107980127A - 对快速外围组件互连(PCI)(PCIe)事务层的一致性驱动增强 - Google Patents

对快速外围组件互连(PCI)(PCIe)事务层的一致性驱动增强 Download PDF

Info

Publication number
CN107980127A
CN107980127A CN201680036148.8A CN201680036148A CN107980127A CN 107980127 A CN107980127 A CN 107980127A CN 201680036148 A CN201680036148 A CN 201680036148A CN 107980127 A CN107980127 A CN 107980127A
Authority
CN
China
Prior art keywords
address range
endpoint
ownership
pcie
host
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201680036148.8A
Other languages
English (en)
Chinese (zh)
Inventor
S·Y·伊弗拉奇
A·吉尔
J·L·帕尼安
O·罗森伯格
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN107980127A publication Critical patent/CN107980127A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0828—Cache consistency protocols using directory methods with concurrent directory accessing, i.e. handling multiple concurrent coherency transactions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements
    • G06F2212/621—Coherency control relating to peripheral accessing, e.g. from DMA or I/O device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026—PCI express

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
CN201680036148.8A 2015-06-22 2016-06-17 对快速外围组件互连(PCI)(PCIe)事务层的一致性驱动增强 Pending CN107980127A (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562182815P 2015-06-22 2015-06-22
US62/182,815 2015-06-22
US15/184,181 US20160371222A1 (en) 2015-06-22 2016-06-16 COHERENCY DRIVEN ENHANCEMENTS TO A PERIPHERAL COMPONENT INTERCONNECT (PCI) EXPRESS (PCIe) TRANSACTION LAYER
US15/184,181 2016-06-16
PCT/US2016/038146 WO2016209733A1 (en) 2015-06-22 2016-06-17 Coherency driven enhancements to a peripheral component interconnect (pci) express (pcie) transaction layer

Publications (1)

Publication Number Publication Date
CN107980127A true CN107980127A (zh) 2018-05-01

Family

ID=56297124

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680036148.8A Pending CN107980127A (zh) 2015-06-22 2016-06-17 对快速外围组件互连(PCI)(PCIe)事务层的一致性驱动增强

Country Status (9)

Country Link
US (1) US20160371222A1 (https=)
EP (1) EP3311279A1 (https=)
JP (1) JP2018518777A (https=)
KR (1) KR20180019595A (https=)
CN (1) CN107980127A (https=)
AU (1) AU2016284002A1 (https=)
BR (1) BR112017027806A2 (https=)
TW (1) TW201701165A (https=)
WO (1) WO2016209733A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10514847B2 (en) 2016-12-28 2019-12-24 Amazon Technologies, Inc. Data storage system with multiple durability levels
US10771550B2 (en) 2016-12-28 2020-09-08 Amazon Technologies, Inc. Data storage system with redundant internal networks
US11301144B2 (en) * 2016-12-28 2022-04-12 Amazon Technologies, Inc. Data storage system
US10484015B2 (en) 2016-12-28 2019-11-19 Amazon Technologies, Inc. Data storage system with enforced fencing
US10474620B2 (en) 2017-01-03 2019-11-12 Dell Products, L.P. System and method for improving peripheral component interface express bus performance in an information handling system
US11010064B2 (en) 2017-02-15 2021-05-18 Amazon Technologies, Inc. Data system with flush views
CN110462598B (zh) * 2017-04-07 2023-08-18 松下知识产权经营株式会社 信息处理装置
US10366027B2 (en) * 2017-11-29 2019-07-30 Advanced Micro Devices, Inc. I/O writes with cache steering
US11169723B2 (en) 2019-06-28 2021-11-09 Amazon Technologies, Inc. Data storage system with metadata check-pointing
US12423437B2 (en) * 2021-09-23 2025-09-23 International Business Machines Corporation Fuzzing based security assessment

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07105089A (ja) * 1993-09-20 1995-04-21 Internatl Business Mach Corp <Ibm> スヌープ・プッシュ・オペレーションを回避する方法
US6018792A (en) * 1997-07-02 2000-01-25 Micron Electronics, Inc. Apparatus for performing a low latency memory read with concurrent snoop
US20040128269A1 (en) * 2002-12-27 2004-07-01 Milligan Charles A. System and method for managing data through families of inter-related metadata tables
US20050198601A1 (en) * 2004-03-05 2005-09-08 Picocraft Design Systems, Inc. Method for analyzing and validating clock integration properties in circuit systems
US20070233928A1 (en) * 2006-03-31 2007-10-04 Robert Gough Mechanism and apparatus for dynamically providing required resources for a hot-added PCI express endpoint or hierarchy
CN101178697A (zh) * 2007-12-12 2008-05-14 杭州华三通信技术有限公司 一种pcie设备通信方法及系统
US20080148032A1 (en) * 2006-12-19 2008-06-19 Freimuth Douglas M System and method for communication between host systems using a queuing system and shared memories
CN101206633A (zh) * 2006-12-19 2008-06-25 国际商业机器公司 用事务协议和共享存储器在主机系统间通信的系统和方法
CN101276318A (zh) * 2008-05-12 2008-10-01 北京航空航天大学 基于pci-e总线的直接存取数据传输控制装置
US20090006668A1 (en) * 2007-06-28 2009-01-01 Anil Vasudevan Performing direct data transactions with a cache memory
WO2011043769A1 (en) * 2009-10-07 2011-04-14 Hewlett-Packard Development Company, L.P. Notification protocol based endpoint caching of host memory
US20130066833A1 (en) * 2011-09-14 2013-03-14 Google Inc. Hosted storage locking
US20140115223A1 (en) * 2012-10-19 2014-04-24 Jayakrishna Guddeti Dual casting pcie inbound writes to memory and peer devices
CN103885908A (zh) * 2014-03-04 2014-06-25 中国科学院计算技术研究所 一种基于外部设备可访问寄存器的数据传输系统及其方法
US20140215437A1 (en) * 2012-10-22 2014-07-31 Venkatraman Iyer High performance interconnect physical layer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8650337B2 (en) * 2010-06-23 2014-02-11 International Business Machines Corporation Runtime determination of translation formats for adapter functions
KR101564520B1 (ko) * 2011-08-23 2015-10-29 후지쯔 가부시끼가이샤 정보 처리 장치 및 스케줄링 방법

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07105089A (ja) * 1993-09-20 1995-04-21 Internatl Business Mach Corp <Ibm> スヌープ・プッシュ・オペレーションを回避する方法
US6018792A (en) * 1997-07-02 2000-01-25 Micron Electronics, Inc. Apparatus for performing a low latency memory read with concurrent snoop
US20040128269A1 (en) * 2002-12-27 2004-07-01 Milligan Charles A. System and method for managing data through families of inter-related metadata tables
US20050198601A1 (en) * 2004-03-05 2005-09-08 Picocraft Design Systems, Inc. Method for analyzing and validating clock integration properties in circuit systems
US20070233928A1 (en) * 2006-03-31 2007-10-04 Robert Gough Mechanism and apparatus for dynamically providing required resources for a hot-added PCI express endpoint or hierarchy
US20080148032A1 (en) * 2006-12-19 2008-06-19 Freimuth Douglas M System and method for communication between host systems using a queuing system and shared memories
CN101206633A (zh) * 2006-12-19 2008-06-25 国际商业机器公司 用事务协议和共享存储器在主机系统间通信的系统和方法
US20090006668A1 (en) * 2007-06-28 2009-01-01 Anil Vasudevan Performing direct data transactions with a cache memory
CN101178697A (zh) * 2007-12-12 2008-05-14 杭州华三通信技术有限公司 一种pcie设备通信方法及系统
CN101276318A (zh) * 2008-05-12 2008-10-01 北京航空航天大学 基于pci-e总线的直接存取数据传输控制装置
WO2011043769A1 (en) * 2009-10-07 2011-04-14 Hewlett-Packard Development Company, L.P. Notification protocol based endpoint caching of host memory
US20130066833A1 (en) * 2011-09-14 2013-03-14 Google Inc. Hosted storage locking
US20140115223A1 (en) * 2012-10-19 2014-04-24 Jayakrishna Guddeti Dual casting pcie inbound writes to memory and peer devices
US20140215437A1 (en) * 2012-10-22 2014-07-31 Venkatraman Iyer High performance interconnect physical layer
CN103885908A (zh) * 2014-03-04 2014-06-25 中国科学院计算技术研究所 一种基于外部设备可访问寄存器的数据传输系统及其方法

Also Published As

Publication number Publication date
US20160371222A1 (en) 2016-12-22
JP2018518777A (ja) 2018-07-12
EP3311279A1 (en) 2018-04-25
TW201701165A (zh) 2017-01-01
BR112017027806A2 (pt) 2018-08-28
KR20180019595A (ko) 2018-02-26
AU2016284002A1 (en) 2017-11-23
WO2016209733A1 (en) 2016-12-29

Similar Documents

Publication Publication Date Title
CN107980127A (zh) 对快速外围组件互连(PCI)(PCIe)事务层的一致性驱动增强
CN105556497B (zh) 查明闪存中的命令完成
JP6165342B2 (ja) エンベデッドメモリへのコマンドキューイングの提供
CN107771325B (zh) 在高速外围组件互连（pcie）系统中传达因事务而异的属性
US11675326B2 (en) Method and apparatus for remote field programmable gate array processing
CN103154918B (zh) 用于基于串流事务信息应用页面管理策略的存储器控制器、系统和方法
US9881680B2 (en) Multi-host power controller (MHPC) of a flash-memory-based storage device
US9632953B2 (en) Providing input/output virtualization (IOV) by mapping transfer requests to shared transfer requests lists by IOV host controllers
TW201807588A (zh) 動態地判定在以處理器為基礎的系統中之記憶體屬性
CN107209643B (zh) 虚拟化环境中的存储资源管理
JP6393013B1 (ja) リトライバスコヒーレンシプロトコルおよびインオーダーレスポンス非リトライバスコヒーレンシプロトコルを使用するプロセッサベースシステムにおけるデッドロックの回避
US9760515B2 (en) Shared control of a phase locked loop (PLL) for a multi-port physical layer (PHY)
US9880748B2 (en) Bifurcated memory management for memory elements
TW202503525A (zh) 為基於處理器之裝置中的時間敏感的仲裁決定提供多請求仲裁允許政策
JP6396625B1 (ja) 複数のマスタデバイス間の条件付き介入を使用したキャッシュコヒーレンシの維持
TW201842448A (zh) 以處理器為基礎之裝置中之聚集快取維護指令
HK1222006B (zh) 在嵌入式存儲器中提供命令排隊
HK1222239B (en) Ascertaining command completion in flash memories

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20180501