JP2018505622A5 - - Google Patents

Download PDF

Info

Publication number
JP2018505622A5
JP2018505622A5 JP2017541779A JP2017541779A JP2018505622A5 JP 2018505622 A5 JP2018505622 A5 JP 2018505622A5 JP 2017541779 A JP2017541779 A JP 2017541779A JP 2017541779 A JP2017541779 A JP 2017541779A JP 2018505622 A5 JP2018505622 A5 JP 2018505622A5
Authority
JP
Japan
Prior art keywords
subset
duty cycle
switching
clock signal
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017541779A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018505622A (ja
JP6717842B2 (ja
Filing date
Publication date
Priority claimed from US14/622,591 external-priority patent/US9543897B2/en
Application filed filed Critical
Publication of JP2018505622A publication Critical patent/JP2018505622A/ja
Publication of JP2018505622A5 publication Critical patent/JP2018505622A5/ja
Application granted granted Critical
Publication of JP6717842B2 publication Critical patent/JP6717842B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017541779A 2015-02-13 2016-02-10 低雑音および低変換損失である完全ｉ／ｑ平衡型直交無線周波数ミキサ Expired - Fee Related JP6717842B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/622,591 2015-02-13
US14/622,591 US9543897B2 (en) 2015-02-13 2015-02-13 Fully I/Q balanced quadrature radio frequency mixer with low noise and low conversion loss
PCT/US2016/017404 WO2016130714A1 (en) 2015-02-13 2016-02-10 A fully i/q balanced quadrature radio frequency mixer with low noise and low conversion loss

Publications (3)

Publication Number Publication Date
JP2018505622A JP2018505622A (ja) 2018-02-22
JP2018505622A5 true JP2018505622A5 (enExample) 2019-03-07
JP6717842B2 JP6717842B2 (ja) 2020-07-08

Family

ID=55485322

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017541779A Expired - Fee Related JP6717842B2 (ja) 2015-02-13 2016-02-10 低雑音および低変換損失である完全ｉ／ｑ平衡型直交無線周波数ミキサ

Country Status (5)

Country Link
US (1) US9543897B2 (enExample)
EP (1) EP3257152A1 (enExample)
JP (1) JP6717842B2 (enExample)
CN (1) CN107251417A (enExample)
WO (1) WO2016130714A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10429194B2 (en) 2016-12-30 2019-10-01 DeepMap Inc. High definition map updates with vehicle data load balancing
US10404212B1 (en) 2018-08-06 2019-09-03 Futurewei Technologies, Inc. Programmable driver for frequency mixer
US10903867B1 (en) * 2019-08-30 2021-01-26 U-Blox Ag Discrete time superheterodyne mixer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7085549B2 (en) 2002-12-30 2006-08-01 Motorola, Inc. Dynamic power sharing zero intermediate frequency (ZIF) mixer and method of forming same
EP1542356B1 (en) * 2003-12-10 2008-04-02 Telefonaktiebolaget LM Ericsson (publ) Mixer arrangement
KR100519876B1 (ko) * 2004-01-30 2005-10-10 삼성전자주식회사 2차 혼변조 왜곡을 제거하기 위한 직접 변환용 믹서 회로및 이를 이용한 직접 변환 송수신기
US7538596B2 (en) 2004-05-25 2009-05-26 Silicon Laboratories, Inc. Low distortion quadrature mixer and method therefor
US8145155B2 (en) * 2005-09-06 2012-03-27 Mediatek, Inc. Passive mixer and high Q RF filter using a passive mixer
GB0522477D0 (en) * 2005-11-03 2005-12-14 Analog Devices Inc Modulator
US7558538B2 (en) 2006-05-11 2009-07-07 Frederic Carrez Quadrature sub-harmonic frequency up-converter
US8072255B2 (en) * 2008-01-07 2011-12-06 Qualcomm Incorporated Quadrature radio frequency mixer with low noise and low conversion loss
US8433277B2 (en) * 2008-04-23 2013-04-30 Telefonaktiebolaget Lm Ericsson (Publ) Passive mixer and four-phase clocking method and apparatus
CN102099998B (zh) * 2008-05-27 2015-01-21 意法爱立信有限公司 使差分I/Q信号不重叠的低1/f噪声本机振荡器
CN101944881A (zh) 2009-07-10 2011-01-12 智迈微电子科技(上海)有限公司 具有四分之一占空比开关单元的正交混频器电路
JP5395634B2 (ja) * 2009-11-18 2014-01-22 ルネサスエレクトロニクス株式会社 直交変調器およびそれを内蔵する半導体集積回路
CN104104333B (zh) * 2014-07-16 2018-03-02 广州润芯信息技术有限公司 一种无源混频器及其控制方法

Similar Documents

Publication Publication Date Title
EP2191566B1 (en) Harmonic rejection mixer unit and method for performing a harmonic rejection mixing
TW200943694A (en) Quadrature radio frequency mixer with low noise and low conversion loss
US9806620B2 (en) Multi-phase hysteretic buck switching regulator
TWI688196B (zh) 多相轉換器
JP2016090881A5 (enExample)
EP3116128A3 (en) Level shifter and approach therefor
KR20090117537A (ko) 전류 스티어링 기법을 적용한 고차 하모닉 제거 믹서
WO2013130934A8 (en) System for a clock shifter circuit
US11323102B2 (en) Multiphase signal generators, frequency multipliers, mixed signal circuits, and methods for generating phase shifted signals
WO2009144642A3 (en) Low-1/f-noise local oscillator for non-overlapping differential i/q signals
US20100117712A1 (en) Mixer with shorting switch
JP2017526208A5 (enExample)
JP2014176096A5 (enExample)
JP2018514167A (ja) 電荷キャンセラ回路を用いて信号をミキシングするための方法および装置
JP2014522174A5 (enExample)
US9130610B1 (en) Transmission apparatus and transmission method
CN113114175B (zh) 一种vcdl延迟单元电路及其应用
US8779810B2 (en) Dynamic divide by 2 with 25% duty cycle output waveforms
JP6717842B2 (ja) 低雑音および低変換損失である完全ｉ／ｑ平衡型直交無線周波数ミキサ
US7656204B2 (en) Divider circuit
Unuk et al. Design of Current-Mode versatile Multi-Input analog multiplier topology
US10367487B1 (en) Quadrature clock divider with 25%/75% duty cycle
US8810296B2 (en) D flip-flop with high-swing output
CN105720923A (zh) 切换电路、集成电路、主动混频器电路及相关方法
WO2015014304A1 (en) Low power local oscillator quadrature generator