JP2017522645A - フラッシュメモリベースのストレージデバイスの入力／出力仮想化（ｉｏｖ）ホストコントローラ（ｈｃ）（ｉｏｖ−ｈｃ） - Google Patents

フラッシュメモリベースのストレージデバイスの入力／出力仮想化（ｉｏｖ）ホストコントローラ（ｈｃ）（ｉｏｖ−ｈｃ） Download PDF

Info

Publication number
JP2017522645A
JP2017522645A JP2016569591A JP2016569591A JP2017522645A JP 2017522645 A JP2017522645 A JP 2017522645A JP 2016569591 A JP2016569591 A JP 2016569591A JP 2016569591 A JP2016569591 A JP 2016569591A JP 2017522645 A JP2017522645 A JP 2017522645A
Authority
JP
Japan
Prior art keywords
slot
trl
iov
cri
tmrl
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2016569591A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017522645A5 (enExample
Inventor
アサフ・シャチャム
ドレヴ・ラヴィヴ
デイヴィッド・テブ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017522645A publication Critical patent/JP2017522645A/ja
Publication of JP2017522645A5 publication Critical patent/JP2017522645A5/ja
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0662—Virtualisation aspects
    • G06F3/0664—Virtualisation aspects at device level, e.g. emulation of a storage device or system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0688—Non-volatile semiconductor memory arrays

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP2016569591A 2014-06-03 2015-06-03 フラッシュメモリベースのストレージデバイスの入力／出力仮想化（ｉｏｖ）ホストコントローラ（ｈｃ）（ｉｏｖ−ｈｃ） Ceased JP2017522645A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201462007136P 2014-06-03 2014-06-03
US62/007,136 2014-06-03
US14/728,343 US9632953B2 (en) 2014-06-03 2015-06-02 Providing input/output virtualization (IOV) by mapping transfer requests to shared transfer requests lists by IOV host controllers
US14/728,343 2015-06-02
PCT/US2015/033953 WO2015187810A1 (en) 2014-06-03 2015-06-03 An input/output virtualization (iov) host controller (hc) (iov-hc) of a flash-memory-based storage device

Publications (2)

Publication Number Publication Date
JP2017522645A true JP2017522645A (ja) 2017-08-10
JP2017522645A5 JP2017522645A5 (enExample) 2018-06-28

Family

ID=54701760

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016569591A Ceased JP2017522645A (ja) 2014-06-03 2015-06-03 フラッシュメモリベースのストレージデバイスの入力／出力仮想化（ｉｏｖ）ホストコントローラ（ｈｃ）（ｉｏｖ−ｈｃ）

Country Status (6)

Country Link
US (1) US9632953B2 (enExample)
EP (1) EP3152667A1 (enExample)
JP (1) JP2017522645A (enExample)
KR (1) KR20170013270A (enExample)
CN (1) CN106462522B (enExample)
WO (1) WO2015187810A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9881680B2 (en) 2014-06-03 2018-01-30 Qualcomm Incorporated Multi-host power controller (MHPC) of a flash-memory-based storage device
US9690720B2 (en) * 2014-06-03 2017-06-27 Qualcomm Incorporated Providing command trapping using a request filter circuit in an input/output virtualization (IOV) host controller (HC) (IOV-HC) of a flash-memory-based storage device
CN105307102A (zh) * 2014-07-18 2016-02-03 光宝电子(广州)有限公司 蓝牙无线音频传输器
US9891945B2 (en) 2016-03-21 2018-02-13 Qualcomm Incorporated Storage resource management in virtualized environments
KR102498319B1 (ko) 2018-06-04 2023-02-08 삼성전자주식회사 반도체 장치
KR102643803B1 (ko) * 2018-11-15 2024-03-05 삼성전자주식회사 멀티 호스트 컨트롤러와 이를 포함하는 반도체 장치
KR20220048303A (ko) 2020-10-12 2022-04-19 삼성전자주식회사 크레딧을 이용하는 호스트 장치와 스토리지 장치의 동작 방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008503015A (ja) * 2004-06-30 2008-01-31 インテル・コーポレーション 複数クライアントによる単一物理デバイスの共有
EP2492916A1 (en) * 2010-05-27 2012-08-29 Huawei Technologies Co., Ltd. Multi-interface solid state disk (ssd), processing method and system thereof
JP2013084122A (ja) * 2011-10-11 2013-05-09 Hitachi Ltd 仮想計算機、仮想計算機システム、及び仮想計算機制御方法

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7571295B2 (en) 2005-08-04 2009-08-04 Intel Corporation Memory manager for heterogeneous memory control
DE102005037635B4 (de) 2005-08-09 2007-07-12 Infineon Technologies Ag Hardwaresteuerung für den Wechsel des Betriebsmodus eines Speichers
US7480784B2 (en) 2005-08-12 2009-01-20 Advanced Micro Devices, Inc. Ensuring deadlock free operation for peer to peer traffic in an input/output memory management unit (IOMMU)
US7873770B2 (en) 2006-11-13 2011-01-18 Globalfoundries Inc. Filtering and remapping interrupts
US8793364B1 (en) 2008-12-01 2014-07-29 American Megatrends, Inc. Remote power controller
US9128699B2 (en) * 2008-12-22 2015-09-08 Intel Corporation Method and system for queuing transfers of multiple non-contiguous address ranges with a single command
WO2011128928A1 (en) * 2010-04-12 2011-10-20 Hitachi, Ltd. Storage device
US8812889B2 (en) 2010-05-05 2014-08-19 Broadcom Corporation Memory power manager
US8301715B2 (en) 2010-05-20 2012-10-30 Sandisk Il Ltd. Host device and method for accessing a virtual file in a storage device by bypassing a cache in the host device
EP2598996B1 (en) 2010-07-28 2019-07-10 SanDisk Technologies LLC Apparatus, system, and method for conditional and atomic storage operations
US8996734B2 (en) 2010-08-19 2015-03-31 Ineda Systems Pvt. Ltd I/O virtualization and switching system
WO2012143945A2 (en) 2011-04-18 2012-10-26 Ineda Systems Pvt. Ltd Power management in multi host computing systems
WO2012143949A2 (en) 2011-04-19 2012-10-26 Ineda Systems Pvt. Ltd Secure digital host controller virtualization
US9430432B2 (en) 2011-04-21 2016-08-30 Ineda Systems Pvt. Ltd. Optimized multi-root input output virtualization aware switch
US8700834B2 (en) 2011-09-06 2014-04-15 Western Digital Technologies, Inc. Systems and methods for an enhanced controller architecture in data storage systems
US8631212B2 (en) 2011-09-25 2014-01-14 Advanced Micro Devices, Inc. Input/output memory management unit with protection mode for preventing memory access by I/O devices
KR101562781B1 (ko) 2011-10-05 2015-10-23 엘에스아이 코포레이션 비휘발성 스토리지에 대한 셀프-저널링 및 계층적 일치성
US20130159572A1 (en) 2011-12-16 2013-06-20 International Business Machines Corporation Managing configuration and system operations of a non-shared virtualized input/output adapter as virtual peripheral component interconnect root to multi-function hierarchies
US10360176B2 (en) 2012-01-17 2019-07-23 Intel Corporation Techniques for command validation for access to a storage device by a remote client
US9075710B2 (en) 2012-04-17 2015-07-07 SanDisk Technologies, Inc. Non-volatile key-value store
US20130290606A1 (en) 2012-04-30 2013-10-31 Apple Inc. Power management for a system having non-volatile memory
US9424199B2 (en) 2012-08-29 2016-08-23 Advanced Micro Devices, Inc. Virtual input/output memory management unit within a guest virtual machine
US9003088B2 (en) 2012-12-06 2015-04-07 Dell Products L.P. Mapping virtual devices to computing nodes
JP5716732B2 (ja) 2012-12-19 2015-05-13 コニカミノルタ株式会社 制御プログラム、制御装置、画像処理システム、および制御方法
WO2014141140A1 (en) 2013-03-14 2014-09-18 Lsi Corporation Device power control
JP6030987B2 (ja) 2013-04-02 2016-11-24 ルネサスエレクトロニクス株式会社 メモリ制御回路
US9734096B2 (en) 2013-05-06 2017-08-15 Industrial Technology Research Institute Method and system for single root input/output virtualization virtual functions sharing on multi-hosts
KR102094902B1 (ko) 2013-07-08 2020-03-30 삼성전자주식회사 액티브 상태에서 인터페이스 모드를 전환하는 스토리지 시스템 및 ufs 시스템
US9348537B2 (en) * 2013-09-10 2016-05-24 Qualcomm Incorporated Ascertaining command completion in flash memories
US9916906B2 (en) 2014-02-27 2018-03-13 Seagate Technology Llc Periodically updating a log likelihood ratio (LLR) table in a flash memory controller
US9690720B2 (en) 2014-06-03 2017-06-27 Qualcomm Incorporated Providing command trapping using a request filter circuit in an input/output virtualization (IOV) host controller (HC) (IOV-HC) of a flash-memory-based storage device
US9881680B2 (en) 2014-06-03 2018-01-30 Qualcomm Incorporated Multi-host power controller (MHPC) of a flash-memory-based storage device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008503015A (ja) * 2004-06-30 2008-01-31 インテル・コーポレーション 複数クライアントによる単一物理デバイスの共有
EP2492916A1 (en) * 2010-05-27 2012-08-29 Huawei Technologies Co., Ltd. Multi-interface solid state disk (ssd), processing method and system thereof
JP2013084122A (ja) * 2011-10-11 2013-05-09 Hitachi Ltd 仮想計算機、仮想計算機システム、及び仮想計算機制御方法

Also Published As

Publication number Publication date
US20150347016A1 (en) 2015-12-03
EP3152667A1 (en) 2017-04-12
KR20170013270A (ko) 2017-02-06
WO2015187810A1 (en) 2015-12-10
CN106462522B (zh) 2019-10-18
CN106462522A (zh) 2017-02-22
US9632953B2 (en) 2017-04-25

Similar Documents

Publication Publication Date Title
JP7116047B2 (ja) プロセッサベースシステムの異種メモリシステムの柔軟な管理を実現するためのメモリコントローラおよび方法
CN111143234B (zh) 存储设备、包括这种存储设备的系统及其操作方法
US9632953B2 (en) Providing input/output virtualization (IOV) by mapping transfer requests to shared transfer requests lists by IOV host controllers
US9467512B2 (en) Techniques for remote client access to a storage medium coupled with a server
US9690720B2 (en) Providing command trapping using a request filter circuit in an input/output virtualization (IOV) host controller (HC) (IOV-HC) of a flash-memory-based storage device
US9881680B2 (en) Multi-host power controller (MHPC) of a flash-memory-based storage device
CN107667355B (zh) 一种用于提供分区的转换高速缓存器的方法及其设备
CN110851383B (zh) 一种管理存储系统的方法及设备
KR102354848B1 (ko) 캐시 메모리 장치 및 이를 포함하는 전자 시스템
US9727521B2 (en) Efficient CPU mailbox read access to GPU memory
US20220414031A1 (en) Managed nand flash memory region control against endurance hacking
CN111580748B (zh) 虚拟化超大规模环境中的数据管理的装置和方法
CN112703481B (zh) 混合式存储器系统接口
US10067688B2 (en) Storage resource management in virtualized environments
CN112131019A (zh) 微内核操作系统进程间快速通信方法
CN108959105A (zh) 一种实现地址映射的方法及装置
US20190377671A1 (en) Memory controller with memory resource memory management
CN112131018A (zh) 微内核操作系统进程间快速通信方法
CN107209717A (zh) 针对存储器元件的分叉存储器管理
CN105302745A (zh) 高速缓冲存储器及其应用方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180514

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180514

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190311

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190318

A045 Written measure of dismissal of application [lapsed due to lack of payment]

Free format text: JAPANESE INTERMEDIATE CODE: A045

Effective date: 20190729