JP2017501504A5 - - Google Patents

Download PDF

Info

Publication number
JP2017501504A5
JP2017501504A5 JP2016543649A JP2016543649A JP2017501504A5 JP 2017501504 A5 JP2017501504 A5 JP 2017501504A5 JP 2016543649 A JP2016543649 A JP 2016543649A JP 2016543649 A JP2016543649 A JP 2016543649A JP 2017501504 A5 JP2017501504 A5 JP 2017501504A5
Authority
JP
Japan
Prior art keywords
memory address
physical memory
cache
data
physical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016543649A
Other languages
English (en)
Japanese (ja)
Other versions
JP6254708B2 (ja
JP2017501504A (ja
Filing date
Publication date
Priority claimed from US14/146,576 external-priority patent/US9436606B2/en
Application filed filed Critical
Publication of JP2017501504A publication Critical patent/JP2017501504A/ja
Publication of JP2017501504A5 publication Critical patent/JP2017501504A5/ja
Application granted granted Critical
Publication of JP6254708B2 publication Critical patent/JP6254708B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016543649A 2014-01-02 2014-12-11 メモリをデフラグするシステムおよび方法 Expired - Fee Related JP6254708B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/146,576 2014-01-02
US14/146,576 US9436606B2 (en) 2014-01-02 2014-01-02 System and method to defragment a memory
PCT/US2014/069780 WO2015102841A1 (en) 2014-01-02 2014-12-11 System and method to defragment a memory

Publications (3)

Publication Number Publication Date
JP2017501504A JP2017501504A (ja) 2017-01-12
JP2017501504A5 true JP2017501504A5 (enExample) 2017-02-16
JP6254708B2 JP6254708B2 (ja) 2017-12-27

Family

ID=52345521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016543649A Expired - Fee Related JP6254708B2 (ja) 2014-01-02 2014-12-11 メモリをデフラグするシステムおよび方法

Country Status (6)

Country Link
US (1) US9436606B2 (enExample)
EP (1) EP3090346A1 (enExample)
JP (1) JP6254708B2 (enExample)
KR (1) KR101708402B1 (enExample)
CN (1) CN105874440B (enExample)
WO (1) WO2015102841A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2881206A1 (en) * 2014-02-07 2015-08-07 Andrew WARFIELD Methods, systems and devices relating to data storage interfaces for managing address spaces in data storage devices
KR102373544B1 (ko) 2015-11-06 2022-03-11 삼성전자주식회사 요청 기반의 리프레쉬를 수행하는 메모리 장치, 메모리 시스템 및 메모리 장치의 동작방법
US20170255565A1 (en) * 2016-03-02 2017-09-07 Intel Corporation Method and apparatus for providing a contiguously addressable memory region by remapping an address space
KR101842764B1 (ko) * 2016-03-18 2018-03-28 연세대학교 산학협력단 하드웨어 가속기와 호스트 시스템 사이의 데이터 일관성 유지 장치 및 방법
KR102525229B1 (ko) * 2016-05-13 2023-04-25 에스케이하이닉스 주식회사 메모리 모듈 및 이를 포함하는 시스템
US10229047B2 (en) * 2016-08-06 2019-03-12 Wolley Inc. Apparatus and method of wear leveling for storage class memory using cache filtering
KR101882504B1 (ko) 2016-08-18 2018-07-27 현대자동차주식회사 엔진마운트의 노즐판
KR102646252B1 (ko) * 2016-11-30 2024-03-11 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
CN106936914B (zh) * 2017-03-16 2020-06-19 宿州学院 一种基于节点位移和lfu记录的缓存更新方法及网络
US20190065088A1 (en) * 2017-08-30 2019-02-28 Micron Technology, Inc. Random access memory power savings
IT201800002644A1 (it) * 2018-02-13 2019-08-13 St Microelectronics Srl Procedimento per gestire carte a circuito integrato, corrispondente carta e apparecchiatura
CN109597683B (zh) * 2018-08-23 2021-05-07 北京字节跳动网络技术有限公司 内存管理方法、装置、设备及存储介质
US10628317B1 (en) * 2018-09-13 2020-04-21 Parallels International Gmbh System and method for caching data in a virtual storage environment based on the clustering of related data blocks
CN109407993B (zh) * 2018-10-31 2022-05-27 深圳市硅格半导体有限公司 数据访问方法、装置、计算机可读存储介质及系统
CN109684238A (zh) * 2018-12-19 2019-04-26 湖南国科微电子股份有限公司 一种固态硬盘映射关系的存储方法、读取方法及固态硬盘
US10860491B2 (en) * 2019-05-03 2020-12-08 Mediate Inc. Cache management method using object-oriented manner and associated microcontroller
US11803304B2 (en) * 2022-01-19 2023-10-31 Vmware, Inc. Efficient bit compression for direct mapping of physical memory addresses
CN114595162B (zh) * 2022-05-10 2022-08-19 紫光同芯微电子有限公司 用于java智能卡内存碎片整理的方法和装置
CN115629716B (zh) * 2022-12-07 2023-04-11 广东睿江云计算股份有限公司 基于磁盘镜像文件的碎片整理方法及碎片整理系统

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0661068B2 (ja) * 1989-07-18 1994-08-10 株式会社日立製作所 記憶再配置方法および階層化記憶システム
US6073076A (en) 1998-03-27 2000-06-06 Navigation Technologies Corporation Memory management for navigation system
JP4257834B2 (ja) * 2003-05-06 2009-04-22 インターナショナル・ビジネス・マシーンズ・コーポレーション 磁気ディスク装置、ファイル管理システム及びその方法
US8417913B2 (en) * 2003-11-13 2013-04-09 International Business Machines Corporation Superpage coalescing which supports read/write access to a new virtual superpage mapping during copying of physical pages
US7788460B2 (en) * 2004-04-13 2010-08-31 Intel Corporation Defragmenting objects in a storage medium
US7644239B2 (en) 2004-05-03 2010-01-05 Microsoft Corporation Non-volatile memory cache performance improvement
US7447869B2 (en) 2005-04-07 2008-11-04 Ati Technologies, Inc. Method and apparatus for fragment processing in a virtual memory system
US8074031B2 (en) * 2005-12-20 2011-12-06 Nxp B.V. Multi-processor circuit with shared memory banks
US7822941B2 (en) 2006-06-05 2010-10-26 Oracle America, Inc. Function-based virtual-to-physical address translation
US7562203B2 (en) 2006-09-27 2009-07-14 Network Appliance, Inc. Storage defragmentation based on modified physical address and unmodified logical address
US8443134B2 (en) * 2006-12-06 2013-05-14 Fusion-Io, Inc. Apparatus, system, and method for graceful cache device degradation
US7975109B2 (en) * 2007-05-30 2011-07-05 Schooner Information Technology, Inc. System including a fine-grained memory and a less-fine-grained memory
US8069299B2 (en) 2008-06-30 2011-11-29 Intel Corporation Banded indirection for nonvolatile memory devices
US20100185806A1 (en) * 2009-01-16 2010-07-22 Arvind Pruthi Caching systems and methods using a solid state disk
WO2010125852A1 (ja) * 2009-04-27 2010-11-04 株式会社日立製作所 半導体装置
JP5999645B2 (ja) 2009-09-08 2016-10-05 ロンギチュード エンタープライズ フラッシュ エスエイアールエル ソリッドステート記憶デバイス上にデータをキャッシングするための装置、システム、および方法
US9405700B2 (en) 2010-11-04 2016-08-02 Sonics, Inc. Methods and apparatus for virtualization in an integrated circuit
US8930307B2 (en) * 2011-09-30 2015-01-06 Pure Storage, Inc. Method for removing duplicate data from a storage array

Similar Documents

Publication Publication Date Title
JP2017501504A5 (enExample)
JP6254708B2 (ja) メモリをデフラグするシステムおよび方法
US20110231598A1 (en) Memory system and controller
US9405703B2 (en) Translation lookaside buffer
US10437738B2 (en) Storage device performing hashing-based translation between logical address and physical address
JP2017516234A5 (enExample)
CN108804350A (zh) 一种内存访问方法及计算机系统
JP2017516234A (ja) 次の読取りアドレスプリフェッチングによるメモリ容量圧縮および／またはメモリ帯域幅圧縮を利用するメモリコントローラ、ならびに関連するプロセッサベースシステムおよび方法
KR20120066198A (ko) 휘발성 메모리를 포함하는 저장 장치의 데이터 저장 방법
JP2017516232A (ja) メモリ容量圧縮を利用するメモリコントローラならびに関連するプロセッサベースのシステムおよび方法
JP2017509998A5 (enExample)
JP2012507071A5 (enExample)
EP3553665B1 (en) Non-volatile memory access method, device, and system
US20170255561A1 (en) Technologies for increasing associativity of a direct-mapped cache using compression
US20160378396A1 (en) Accelerated address indirection table lookup for wear-leveled non-volatile memory
CN105446889A (zh) 一种内存管理方法、装置以及内存控制器
CN106354664A (zh) 一种固态硬盘数据传输方法及装置
KR20210037216A (ko) 이종 메모리를 이용하여 메모리 주소 변환 테이블을 관리하는 메모리 관리 유닛 및 이의 메모리 주소 관리 방법
WO2015176664A1 (zh) 一种数据操作的方法、设备和系统
JP2016085677A (ja) メモリ管理方法、メモリ管理プログラム及び情報処理装置
US20170075813A1 (en) Memory device and information processing device
CN114840452B (zh) 一种控制部件
CN109726147A (zh) 使用数据保护访问带内存储器的设备和方法
JP2019525327A (ja) キャッシュエントリでメモリアクセス要求のペンデンシを識別するシステム及び方法
JP2017510902A5 (enExample)