JP2017022352A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2017022352A JP2017022352A JP2015141387A JP2015141387A JP2017022352A JP 2017022352 A JP2017022352 A JP 2017022352A JP 2015141387 A JP2015141387 A JP 2015141387A JP 2015141387 A JP2015141387 A JP 2015141387A JP 2017022352 A JP2017022352 A JP 2017022352A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- base material
- base
- semiconductor device
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/11—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/117—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/17181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
(付記1)
第一基材上に第一チップと前記第一チップよりも前記第一基材からの高さが高い第二チップとが搭載される第一基板と、
第二基材上に第三チップと前記第三チップよりも前記第二基材からの高さが高い第四チップとが搭載され、前記第一チップに前記第二基材が対向するように前記第一基板と重ねて配置され、前記第二基材が前記第二チップとは接触しない第二基板と、
を有する半導体装置。
(付記2)
前記第二基材は前記第一基材よりも幅が狭いとともに、前記第二チップとは接触しない付記1に記載の半導体装置。
(付記3)
前記第一基材はさらに、平面視で前記第二基材よりも外側に張出す張出部を有し、
前記第二チップが前記張出部に搭載される付記2に記載の半導体装置。
(付記4)
前記第二基材を貫通する収容孔に前記第二チップが収容されて前記第二基材は前記第二チップに接触しない付記1に記載の半導体装置。
(付記5)
前記第一基材と前記第二基材との間に配置され、前記第一基材と前記第二基材とを電気的に接続する接続部材をさらに有する付記1〜付記4のいずれか1つに記載の半導体装置。
(付記6)
前記第一基材の平面視で前記接続部材が前記第一チップを囲む位置に配置される付記5に記載の半導体装置。
(付記7)
前記接続部材が前記第一基材に搭載される付記5又は付記6に記載の半導体装置。
(付記8)
前記第一基材からの前記接続部材の高さが前記第一チップの高さと同じである付記5〜付記7のいずれか1つに記載の半導体装置。
(付記9)
前記第一チップが前記第一基材及び前記第二基材とバンプで電気的に接続される付記8に記載の半導体装置。
(付記10)
前記接続部材が前記第一基材及び前記第二基材とバンプで電気的に接続される付記8又は付記9に記載の半導体装置。
(付記11)
前記第一基材、前記接続部材及び前記第二基材を通じて前記第二基材上の前記第三チップへ電力供給される付記5〜付記10のいずれか1つに記載の半導体装置。
(付記12)
前記第一基材から前記第二チップへの電力供給経路と、前記第一基材から前記第四チップへの電力供給経路とが、前記第一基材の平面視で異なる位置にある付記1〜付記11のいずれか1つに記載の半導体装置。
104A、104B、104C、104D 基板
106A、106B、106C、106D 基材
108A、108B、108C、108D プロセッサチップ
110A、110B、110C、110D メモリチップ
112A、112B、112C インターポーザ
114A、114B、114C、114D 張出部
116 バンプ
118A、118B、118C、118D,118P 電力供給端子
120A、120B、120C、120D 信号配線
120P 信号経路
122A、122B、122C、122D、122P 電力供給経路
202 半導体装置
204A、204B、204C、204D 基板
206A、206B、206C、206D 基材
302 半導体装置
304A、304B、304C、304D 基板
306A、306B、306C、306D 基材
324B、324C、324D 収容孔
326B、326C、326D 延出部
402 半導体装置
404A、404B、404C、404D 基板
406A、406B、406C、406D 基材
CL−1 中心線
Claims (5)
- 第一基材上に第一チップと前記第一チップよりも前記第一基材からの高さが高い第二チップとが搭載される第一基板と、
第二基材上に第三チップと前記第三チップよりも前記第二基材からの高さが高い第四チップとが搭載され、前記第一チップに前記第二基材が対向するように前記第一基板と重ねて配置され、前記第二基材が前記第二チップとは接触しない第二基板と、
を有する半導体装置。 - 前記第二基材は前記第一基材よりも幅が狭いとともに、前記第二チップとは接触しない請求項1に記載の半導体装置。
- 前記第一基材はさらに、平面視で前記第二基材よりも外側に張出す張出部を有し、
前記第二チップが前記張出部に搭載される請求項2に記載の半導体装置。 - 前記第一基材と前記第二基材との間に配置され、前記第一基材と前記第二基材とを電気的に接続する接続部材をさらに有する請求項1〜請求項3のいずれか1項に記載の半導体装置。
- 前記第一基材から前記第二チップへの電力供給経路と、前記第一基材から前記第四チップへの電力供給経路とが、前記第一基材の平面視で異なる位置にある請求項1〜請求項4のいずれか1項に記載の半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015141387A JP2017022352A (ja) | 2015-07-15 | 2015-07-15 | 半導体装置 |
US15/189,533 US9748202B2 (en) | 2015-07-15 | 2016-06-22 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015141387A JP2017022352A (ja) | 2015-07-15 | 2015-07-15 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2017022352A true JP2017022352A (ja) | 2017-01-26 |
Family
ID=57775890
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015141387A Pending JP2017022352A (ja) | 2015-07-15 | 2015-07-15 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US9748202B2 (ja) |
JP (1) | JP2017022352A (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102609138B1 (ko) * | 2019-04-29 | 2023-12-05 | 삼성전기주식회사 | 인쇄회로기판 어셈블리 |
US11869859B2 (en) * | 2021-08-28 | 2024-01-09 | Taiwan Semiconductor Manufacturing Company Limited | Die stack and integrated device structure including improved bonding structure and methods of forming the same |
TWI824318B (zh) * | 2021-10-14 | 2023-12-01 | 欣興電子股份有限公司 | 線路板連接結構 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003133510A (ja) * | 2001-10-29 | 2003-05-09 | Sharp Corp | 積層型半導体装置 |
JP2006279016A (ja) * | 2005-01-25 | 2006-10-12 | Seiko Epson Corp | デバイス実装構造とデバイス実装方法、液滴吐出ヘッド及びコネクタ並びに半導体装置 |
JP2012502476A (ja) * | 2008-09-08 | 2012-01-26 | インテル・コーポレーション | メインボードに直接取着されたダイをパッケージが被覆しているメインボード構造 |
US20140097512A1 (en) * | 2012-10-08 | 2014-04-10 | Qualcomm Incorporated | Hybrid semiconductor module structure |
JP2014154722A (ja) * | 2013-02-08 | 2014-08-25 | Rohm Co Ltd | 半導体装置およびその製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002343930A (ja) | 2001-05-16 | 2002-11-29 | Fujitsu Ltd | 半導体装置 |
JP4409455B2 (ja) | 2005-01-31 | 2010-02-03 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
US7746656B2 (en) * | 2005-05-16 | 2010-06-29 | Stats Chippac Ltd. | Offset integrated circuit package-on-package stacking system |
JP2007123457A (ja) | 2005-10-27 | 2007-05-17 | Nec Electronics Corp | 半導体モジュール |
US8163600B2 (en) * | 2006-12-28 | 2012-04-24 | Stats Chippac Ltd. | Bridge stack integrated circuit package-on-package system |
JP4332567B2 (ja) | 2007-03-27 | 2009-09-16 | Okiセミコンダクタ株式会社 | 半導体装置の製造方法及び実装方法 |
-
2015
- 2015-07-15 JP JP2015141387A patent/JP2017022352A/ja active Pending
-
2016
- 2016-06-22 US US15/189,533 patent/US9748202B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003133510A (ja) * | 2001-10-29 | 2003-05-09 | Sharp Corp | 積層型半導体装置 |
JP2006279016A (ja) * | 2005-01-25 | 2006-10-12 | Seiko Epson Corp | デバイス実装構造とデバイス実装方法、液滴吐出ヘッド及びコネクタ並びに半導体装置 |
JP2012502476A (ja) * | 2008-09-08 | 2012-01-26 | インテル・コーポレーション | メインボードに直接取着されたダイをパッケージが被覆しているメインボード構造 |
US20140097512A1 (en) * | 2012-10-08 | 2014-04-10 | Qualcomm Incorporated | Hybrid semiconductor module structure |
JP2014154722A (ja) * | 2013-02-08 | 2014-08-25 | Rohm Co Ltd | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US9748202B2 (en) | 2017-08-29 |
US20170018528A1 (en) | 2017-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10804139B2 (en) | Semiconductor system | |
US10008488B2 (en) | Semiconductor module adapted to be inserted into connector of external device | |
TWI658551B (zh) | 半導體堆疊封裝 | |
KR102116979B1 (ko) | 적층 반도체 패키지 | |
US20180145053A1 (en) | Semiconductor package and method of manufacturing the same | |
US11380651B2 (en) | Semiconductor package including stacked semiconductor chips | |
US9159664B2 (en) | Semiconductor device | |
US9780071B2 (en) | Stacked semiconductor package including reconfigurable package units | |
TWI819060B (zh) | 半導體封裝件 | |
JP2008294423A (ja) | 半導体装置 | |
US8648451B2 (en) | Semiconductor package, test socket and related methods | |
KR20210019226A (ko) | 적층 반도체 칩을 포함하는 반도체 패키지 | |
JP2017022352A (ja) | 半導体装置 | |
US9402315B2 (en) | Semiconductor package having magnetic connection member | |
US10971452B2 (en) | Semiconductor package including electromagnetic interference shielding layer | |
US10163838B2 (en) | Semiconductor device | |
KR20220006807A (ko) | 적층 반도체 칩을 포함하는 반도체 패키지 | |
US10658350B2 (en) | Semiconductor package | |
US20160118371A1 (en) | Semiconductor package | |
KR20160022457A (ko) | 반도체 패키지 | |
JP2011146706A (ja) | 半導体チップの実装基板及びそれを有する半導体パッケージ | |
US11916042B2 (en) | Semiconductor package having chip stack | |
KR20100004790A (ko) | 반도체 패키지 | |
KR20160141280A (ko) | 반도체 패키지 | |
US8692133B2 (en) | Semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180413 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20181214 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190108 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190205 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190723 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190924 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20200204 |