JP2016527724A5 - - Google Patents

Download PDF

Info

Publication number
JP2016527724A5
JP2016527724A5 JP2016529862A JP2016529862A JP2016527724A5 JP 2016527724 A5 JP2016527724 A5 JP 2016527724A5 JP 2016529862 A JP2016529862 A JP 2016529862A JP 2016529862 A JP2016529862 A JP 2016529862A JP 2016527724 A5 JP2016527724 A5 JP 2016527724A5
Authority
JP
Japan
Prior art keywords
metal
interconnect
minimum pitch
interconnect level
interconnects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016529862A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016527724A (ja
JP6208350B2 (ja
Filing date
Publication date
Priority claimed from US14/338,229 external-priority patent/US9331016B2/en
Application filed filed Critical
Publication of JP2016527724A publication Critical patent/JP2016527724A/ja
Publication of JP2016527724A5 publication Critical patent/JP2016527724A5/ja
Application granted granted Critical
Publication of JP6208350B2 publication Critical patent/JP6208350B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016529862A 2013-07-25 2014-07-23 クリティカル技術ピッチ整合をもつｓｏｃ設計 Active JP6208350B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361858567P 2013-07-25 2013-07-25
US61/858,567 2013-07-25
US14/338,229 US9331016B2 (en) 2013-07-25 2014-07-22 SOC design with critical technology pitch alignment
US14/338,229 2014-07-22
PCT/US2014/047834 WO2015013415A1 (en) 2013-07-25 2014-07-23 A soc design with critical technology pitch alignment

Publications (3)

Publication Number Publication Date
JP2016527724A JP2016527724A (ja) 2016-09-08
JP2016527724A5 true JP2016527724A5 (enExample) 2017-03-02
JP6208350B2 JP6208350B2 (ja) 2017-10-04

Family

ID=52389817

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016529862A Active JP6208350B2 (ja) 2013-07-25 2014-07-23 クリティカル技術ピッチ整合をもつｓｏｃ設計

Country Status (7)

Country Link
US (1) US9331016B2 (enExample)
EP (1) EP3025370B1 (enExample)
JP (1) JP6208350B2 (enExample)
KR (1) KR101820813B1 (enExample)
CN (1) CN105453263B (enExample)
CA (1) CA2917642A1 (enExample)
WO (1) WO2015013415A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9391056B2 (en) * 2013-08-16 2016-07-12 Taiwan Semiconductor Manufacturing Company, Ltd. Mask optimization for multi-layer contacts
US9972624B2 (en) 2013-08-23 2018-05-15 Qualcomm Incorporated Layout construction for addressing electromigration
US9786663B2 (en) 2013-08-23 2017-10-10 Qualcomm Incorporated Layout construction for addressing electromigration
KR20250008983A (ko) * 2017-06-20 2025-01-16 인텔 코포레이션 메모리 비트 셀들을 위한 내부 노드 점퍼
US10903239B2 (en) 2017-07-28 2021-01-26 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit device with improved layout
DE102018118053A1 (de) 2017-07-28 2019-01-31 Taiwan Semiconductor Manufacturing Co., Ltd. Integrierte Schaltungsvorrichtung mit verbessertem Layout
US10916498B2 (en) 2018-03-28 2021-02-09 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnect structure for logic circuit
KR102842752B1 (ko) 2019-12-04 2025-08-04 삼성전자주식회사 반도체 장치

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3241106B2 (ja) * 1992-07-17 2001-12-25 株式会社東芝 ダイナミック型半導体記憶装置及びその製造方法
US5508938A (en) 1992-08-13 1996-04-16 Fujitsu Limited Special interconnect layer employing offset trace layout for advanced multi-chip module packages
US5471093A (en) 1994-10-28 1995-11-28 Advanced Micro Devices, Inc. Pseudo-low dielectric constant technology
US6207479B1 (en) * 1999-06-14 2001-03-27 Taiwan Semiconductor Manufacturing Co., Ltd. Place and route method for integrated circuit design
US7398498B2 (en) * 2001-08-23 2008-07-08 Cadence Design Systems, Inc. Method and apparatus for storing routes for groups of related net configurations
US6618846B2 (en) * 2001-08-31 2003-09-09 Synopsys, Inc. Estimating capacitance effects in integrated circuits using congestion estimations
US6735753B2 (en) 2002-10-04 2004-05-11 Oki Electric Industry Co., Ltd. Method of fabricating a semiconductor device having a multilevel interconnections
US7084476B2 (en) * 2004-02-26 2006-08-01 International Business Machines Corp. Integrated circuit logic with self compensating block delays
US7414275B2 (en) * 2005-06-24 2008-08-19 International Business Machines Corporation Multi-level interconnections for an integrated circuit chip
US7492013B2 (en) * 2005-06-27 2009-02-17 International Business Machines Corporation Systems and arrangements to interconnect components of a semiconductor device
JP4791855B2 (ja) * 2006-02-28 2011-10-12 株式会社東芝 半導体記憶装置
US7932545B2 (en) 2006-03-09 2011-04-26 Tela Innovations, Inc. Semiconductor device and associated layouts including gate electrode level region having arrangement of six linear conductive segments with side-to-side spacing less than 360 nanometers
US7446352B2 (en) * 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US7557449B2 (en) 2006-09-07 2009-07-07 Taiwan Semiconductor Manufacturing Company, Ltd. Flexible via design to improve reliability
JP2008171977A (ja) * 2007-01-11 2008-07-24 Matsushita Electric Ind Co Ltd 半導体集積回路のレイアウト構造
US7888705B2 (en) * 2007-08-02 2011-02-15 Tela Innovations, Inc. Methods for defining dynamic array section with manufacturing assurance halo and apparatus implementing the same
US7737554B2 (en) * 2007-06-25 2010-06-15 Taiwan Semiconductor Manufacturing Company, Ltd. Pitch by splitting bottom metallization layer
WO2010019441A1 (en) 2008-08-14 2010-02-18 Nantero, Inc. Nonvolatile nanotube programmable logic devices and field programmable gate array
US8198655B1 (en) * 2009-04-27 2012-06-12 Carnegie Mellon University Regular pattern arrays for memory and logic on a semiconductor substrate
US8174868B2 (en) 2009-09-30 2012-05-08 Taiwan Semiconductor Manufacturing Co., Ltd. Embedded SRAM structure and chip
WO2012053125A1 (ja) * 2010-10-21 2012-04-26 パナソニック株式会社 半導体装置
JP6066542B2 (ja) 2010-11-18 2017-01-25 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置
US9112000B2 (en) * 2011-09-19 2015-08-18 Texas Instruments Incorporated Method for ensuring DPT compliance for auto-routed via layers
US8860141B2 (en) * 2012-01-06 2014-10-14 International Business Machines Corporation Layout to minimize FET variation in small dimension photolithography
US8863048B1 (en) * 2013-03-15 2014-10-14 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for implementing multiple-patterning-aware correct-by-construction layout processing for an electronic design

Similar Documents

Publication Publication Date Title
JP2016527724A5 (enExample)
WO2016118210A3 (en) Interconnect structures for assembly of multi-layer semiconductor devices
EP2854168A3 (en) Embedded semiconductor device package and method of manufacturing thereof
SG192320A1 (en) Semiconductor devices with copper interconnects and methods for fabricating same
EP3657916A4 (en) STRUCTURE INCLUDING ELECTRO-CONDUCTIVE REGIONS, ITS PRODUCTION PROCESS, LAMINATE, ITS PRODUCTION PROCESS AND COPPER WIRING
AU2015221448B2 (en) Workflow generation for cloud-platform infrastructure layouts
JP2013178522A5 (ja) 半導体装置
JP2016524314A5 (enExample)
TW200943070A (en) Memory device with network on chip methods, apparatus, and systems
EP2779224A3 (en) Methods for producing interconnects in semiconductor devices
MX2018008527A (es) Infraestructura genómica para el procesamiento y análisis de adn y arn en el sitio o en la nube.
ES2644438T3 (es) Aparato para generar energía mediante gasificación
JP2014197181A5 (enExample)
WO2013189827A3 (en) Radiation source and lithographic apparatus.
EP3022879A4 (en) Method and apparatus to manage the direct interconnect switch wiring and growth in computer networks
JP2015185589A5 (enExample)
WO2015038367A3 (en) Forming through wafer vias in glass
EP3557957A4 (en) WIRING SUBSTRATE, MULTILAYER WIRING SUBSTRATE AND METHOD FOR MANUFACTURING WIRING SUBSTRATE
GB2526458A (en) Methods of forming under device interconnect structures
JP2014022036A5 (enExample)
MY171593A (en) Techniques for enhancing fracture resistance of interconnects
JP2016207959A5 (enExample)
WO2016030578A3 (en) An apparatus and associated methods for deformable electronics
JP2014150058A5 (enExample)
JP2014087781A5 (enExample)