JP2016509280A5 - - Google Patents

Download PDF

Info

Publication number
JP2016509280A5
JP2016509280A5 JP2015549407A JP2015549407A JP2016509280A5 JP 2016509280 A5 JP2016509280 A5 JP 2016509280A5 JP 2015549407 A JP2015549407 A JP 2015549407A JP 2015549407 A JP2015549407 A JP 2015549407A JP 2016509280 A5 JP2016509280 A5 JP 2016509280A5
Authority
JP
Japan
Prior art keywords
memory transfer
transfer mode
transfer operation
memory
gpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015549407A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016509280A (ja
JP6009692B2 (ja
Filing date
Publication date
Priority claimed from US13/725,393 external-priority patent/US9245496B2/en
Application filed filed Critical
Publication of JP2016509280A publication Critical patent/JP2016509280A/ja
Publication of JP2016509280A5 publication Critical patent/JP2016509280A5/ja
Application granted granted Critical
Publication of JP6009692B2 publication Critical patent/JP6009692B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015549407A 2012-12-21 2013-11-21 グラフィックスプロセッシングユニットベースのメモリ転送動作を行うためのマルチモードメモリアクセス技法 Active JP6009692B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/725,393 US9245496B2 (en) 2012-12-21 2012-12-21 Multi-mode memory access techniques for performing graphics processing unit-based memory transfer operations
US13/725,393 2012-12-21
PCT/US2013/071283 WO2014099249A1 (en) 2012-12-21 2013-11-21 Multi-mode memory access techniques for performing graphics processing unit-based memory transfer operations

Publications (3)

Publication Number Publication Date
JP2016509280A JP2016509280A (ja) 2016-03-24
JP2016509280A5 true JP2016509280A5 (enExample) 2016-05-12
JP6009692B2 JP6009692B2 (ja) 2016-10-19

Family

ID=49759568

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015549407A Active JP6009692B2 (ja) 2012-12-21 2013-11-21 グラフィックスプロセッシングユニットベースのメモリ転送動作を行うためのマルチモードメモリアクセス技法

Country Status (7)

Country Link
US (1) US9245496B2 (enExample)
EP (1) EP2936492B1 (enExample)
JP (1) JP6009692B2 (enExample)
KR (1) KR101667508B1 (enExample)
CN (1) CN104871246B (enExample)
ES (1) ES2907227T3 (enExample)
WO (1) WO2014099249A1 (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015150342A1 (en) * 2014-03-30 2015-10-08 Universiteit Gent Program execution on heterogeneous platform
JP6412708B2 (ja) * 2014-04-01 2018-10-24 株式会社ソニー・インタラクティブエンタテインメント プロセッシングシステムおよびマルチプロセッシングシステム
US10417990B2 (en) * 2014-10-16 2019-09-17 Nvidia Corporation Efficient binding of resource groups in a graphics application programming interface
US9818170B2 (en) * 2014-12-10 2017-11-14 Qualcomm Incorporated Processing unaligned block transfer operations
US10198206B2 (en) 2015-04-17 2019-02-05 Hewlett-Packard Development Company, L.P. Memory mode categorizations
US10163180B2 (en) 2015-04-29 2018-12-25 Qualcomm Incorporated Adaptive memory address scanning based on surface format for graphics processing
US9947277B2 (en) 2015-05-20 2018-04-17 Apple Inc. Devices and methods for operating a timing controller of a display
WO2017049583A1 (en) * 2015-09-25 2017-03-30 Intel Corporation Gpu-cpu two-path memory copy
US9864705B2 (en) 2015-11-01 2018-01-09 International Business Machines Corporation Dynamic access method switching for open data sets
US10091904B2 (en) * 2016-07-22 2018-10-02 Intel Corporation Storage sled for data center
US10310860B2 (en) * 2016-07-29 2019-06-04 International Business Machines Corporation Starting and stopping instruction dispatch to execution unit queues in a multi-pipeline processor
US10175905B2 (en) * 2016-09-13 2019-01-08 Apple Inc. Systems and methods for dynamically switching memory performance states
KR102022481B1 (ko) * 2017-12-06 2019-09-18 연세대학교 산학협력단 Gpu 사용량을 이용한 고성능 컴퓨팅 시스템의 체크포인트 생성 방법
US10430915B2 (en) * 2017-12-28 2019-10-01 Nvidia Corporation Multi-GPU frame rendering
US11252429B2 (en) * 2018-04-27 2022-02-15 Ati Technologies Ulc Low-latency consumption of an encoded video bitstream
US10877906B2 (en) * 2018-09-17 2020-12-29 Micron Technology, Inc. Scheduling of read operations and write operations based on a data bus mode
KR102520412B1 (ko) * 2018-09-19 2023-04-12 에스케이하이닉스 주식회사 메모리 시스템 및 그것의 동작방법
US10642764B1 (en) * 2019-03-01 2020-05-05 Western Digital Technologies, Inc. Data transfer command latency of a host device
US20220129198A1 (en) * 2019-07-12 2022-04-28 Hewlett-Packard Development Company, L.P. Data updates for controllers
US11237873B2 (en) 2019-08-29 2022-02-01 Microsoft Technology Licensing, Llc Hardware acceleration for function processing
US11843772B2 (en) 2019-12-06 2023-12-12 Ati Technologies Ulc Video encode pre-analysis bit budgeting based on context and features
WO2021120132A1 (zh) * 2019-12-19 2021-06-24 华为技术有限公司 一种存储系统及数据交叉方法
JP7334358B2 (ja) * 2020-02-03 2023-08-28 株式会社ソニー・インタラクティブエンタテインメント レンダリング前にインターリーブスクリーン領域に対して事前テストを行うことによってジオメトリの効率的なマルチｇｐｕレンダリングを行うシステム及び方法
US11960404B2 (en) * 2020-09-23 2024-04-16 Advanced Micro Devices, Inc. Method and apparatus for reducing the latency of long latency memory requests
KR102641532B1 (ko) * 2022-10-20 2024-02-28 (주)한국플랫폼서비스기술 사생활 보호 딥러닝 프레임워크 응용 컴퓨팅 장치 및 그 방법
US12314585B2 (en) * 2023-06-05 2025-05-27 SanDisk Technologies, Inc. Multi-tenant device read command service balancing

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5396597A (en) 1992-04-03 1995-03-07 International Business Machines Corporation System for transferring data between processors via dual buffers within system memory with first and second processors accessing system memory directly and indirectly
US5948081A (en) 1997-12-22 1999-09-07 Compaq Computer Corporation System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed
US6756986B1 (en) 1999-10-18 2004-06-29 S3 Graphics Co., Ltd. Non-flushing atomic operation in a burst mode transfer data storage access environment
US6564304B1 (en) 2000-09-01 2003-05-13 Ati Technologies Inc. Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching
US6625685B1 (en) 2000-09-20 2003-09-23 Broadcom Corporation Memory controller with programmable configuration
US6819327B2 (en) 2001-05-18 2004-11-16 Sun Microsystems, Inc. Signature analysis registers for testing a computer graphics system
JP2003323339A (ja) * 2002-03-01 2003-11-14 Sony Computer Entertainment Inc メモリアクセス装置、半導体デバイス、メモリアクセス制御方法、コンピュータプログラム及び記録媒体
KR100648293B1 (ko) * 2005-08-09 2006-11-23 삼성전자주식회사 그래픽 시스템 및 그것의 그래픽 처리 방법
US8035647B1 (en) 2006-08-24 2011-10-11 Nvidia Corporation Raster operations unit with interleaving of read and write requests using PCI express
US8327092B2 (en) 2009-09-21 2012-12-04 Freescale Semiconductor, Inc. Memory device configurable as interleaved or non-interleaved memory
KR101639574B1 (ko) * 2009-12-30 2016-07-14 삼성전자주식회사 적응적 뱅크 어드레스를 제공하는 디스플레이 시스템 및 그것의 어드레스 맵핑 방법
JP5678273B2 (ja) * 2010-03-01 2015-02-25 パナソニックＩｐマネジメント株式会社 メモリコントローラ
KR101620460B1 (ko) * 2010-05-04 2016-05-13 삼성전자주식회사 인터커넥트, 그것을 포함하는 버스 시스템 그리고 버스 시스템의 동작 방법
US9465728B2 (en) * 2010-11-03 2016-10-11 Nvidia Corporation Memory controller adaptable to multiple memory devices
US9208002B2 (en) * 2012-01-06 2015-12-08 International Business Machines Corporation Equalizing bandwidth for multiple requesters using a shared memory system

Similar Documents

Publication Publication Date Title
JP2016509280A5 (enExample)
KR101361928B1 (ko) 스레드 이송 시의 캐시 프리필링
CN102362464B (zh) 内存访问监测方法和装置
US9569270B2 (en) Mapping thread phases onto heterogeneous cores based on execution characteristics and cache line eviction counts
CN101526924B (zh) 一种优化数字信号处理芯片数据访问的方法
JP2017513116A5 (enExample)
CN115640052B (zh) 用于图形处理器中多核多流水线并行执行优化方法
CN106293944A (zh) 虚拟化多核环境下基于非一致性i/o访问系统和优化方法
CN103902473B (zh) 一种数据处理方法及数据缓存系统
CN108090003A (zh) 一种基于零拷贝的提升web服务器性能的方法、系统
CN104461957A (zh) 一种异构多核cpu共享片上高速缓存的方法及装置
US8909892B2 (en) Method, apparatus, and computer program product for fast context switching of application specific processors
CN115048142A (zh) 缓存访问命令处理系统、方法、装置、设备和存储介质
WO2010000101A1 (zh) 用于嵌入式系统扩展存储空间的装置和方法
CN103942152B (zh) 支持simd体系结构的分布式堆栈数据存储方法
US10659555B2 (en) Network interface device and host processing device
CN102968395B (zh) 用于微处理器的内存拷贝加速方法及装置
CN117573043A (zh) 分布式存储数据的传输方法、装置、系统、设备和介质
CN105955711A (zh) 一种支持非阻塞缺失处理的缓冲方法
CN102646071B (zh) 单周期执行高速缓存写命中操作的装置及方法
CN102520916B (zh) 在mvp处理器中消除纹理延迟和寄存器管理的方法
CN104182281B (zh) 一种gpgpu寄存器缓存的实现方法
KR102815744B1 (ko) 직렬로 연결된 전자 장치들 사이에서 컴플리션을 조기에 전송하기 위한 컴퓨팅 시스템
CN111831596B (zh) 一种rtos串口网络传输方法及装置
US20140173225A1 (en) Reducing memory access time in parallel processors