JP2016501406A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2016501406A5 JP2016501406A5 JP2015544168A JP2015544168A JP2016501406A5 JP 2016501406 A5 JP2016501406 A5 JP 2016501406A5 JP 2015544168 A JP2015544168 A JP 2015544168A JP 2015544168 A JP2015544168 A JP 2015544168A JP 2016501406 A5 JP2016501406 A5 JP 2016501406A5
- Authority
- JP
- Japan
- Prior art keywords
- clock
- microcontroller
- oscillator
- internal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 32
- 238000009966 trimming Methods 0.000 claims description 5
- 230000002093 peripheral effect Effects 0.000 claims 2
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201261729699P | 2012-11-26 | 2012-11-26 | |
| US61/729,699 | 2012-11-26 | ||
| US14/087,844 | 2013-11-22 | ||
| US14/087,844 US9632526B2 (en) | 2012-11-26 | 2013-11-22 | Microcontroller with digital clock source |
| PCT/US2013/071631 WO2014082029A1 (en) | 2012-11-26 | 2013-11-25 | Microcontroller with digital clock source |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016501406A JP2016501406A (ja) | 2016-01-18 |
| JP2016501406A5 true JP2016501406A5 (enExample) | 2017-01-12 |
| JP6537450B2 JP6537450B2 (ja) | 2019-07-03 |
Family
ID=50772733
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015544168A Expired - Fee Related JP6537450B2 (ja) | 2012-11-26 | 2013-11-25 | デジタルクロックソースを有するマイクロコントローラ |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US9632526B2 (enExample) |
| EP (1) | EP2923247A1 (enExample) |
| JP (1) | JP6537450B2 (enExample) |
| KR (1) | KR20150090096A (enExample) |
| CN (2) | CN104813250A (enExample) |
| TW (1) | TWI611287B (enExample) |
| WO (1) | WO2014082029A1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT201900002967A1 (it) * | 2019-02-28 | 2020-08-28 | St Microelectronics Srl | Sistema di elaborazione, corrispondente apparato e corrispondente procedimento |
Family Cites Families (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5371765A (en) * | 1992-07-10 | 1994-12-06 | Hewlett-Packard Company | Binary phase accumulator for decimal frequency synthesis |
| FR2709624B1 (fr) * | 1993-08-31 | 1995-11-17 | Sgs Thomson Microelectronics | Synthétiseur de fréquence. |
| GB9414729D0 (en) * | 1994-07-21 | 1994-09-07 | Mitel Corp | Digital phase locked loop |
| US5673005A (en) * | 1995-08-18 | 1997-09-30 | International Business Machine Corporation | Time standard circuit with delay line oscillator |
| US5670915A (en) * | 1996-05-24 | 1997-09-23 | Microchip Technology Incorporated | Accurate RC oscillator having peak - to - peak voltage control |
| US6236278B1 (en) * | 2000-02-16 | 2001-05-22 | National Semiconductor Corporation | Apparatus and method for a fast locking phase locked loop |
| DE10024783C2 (de) * | 2000-05-19 | 2002-05-08 | Micronas Munich Gmbh | Digitaler Taktgenerator |
| US6954114B2 (en) * | 2002-04-26 | 2005-10-11 | Broadcom Corporation | NCO with rational frequency and normalized phase |
| US7262645B2 (en) * | 2002-12-19 | 2007-08-28 | Broadcom Corporation | System and method for adjusting the phase of a frequency-locked clock |
| US7362263B2 (en) * | 2003-09-04 | 2008-04-22 | Seiko Epson Corporation | Keeping accurate time for a hybrid GPS receiver and mobile phone when powered off |
| DE102004050621B4 (de) * | 2003-11-03 | 2011-03-10 | Heidelberger Druckmaschinen Ag | Schaltkreis zur Taktinterpolation |
| JP4064338B2 (ja) * | 2003-12-10 | 2008-03-19 | 松下電器産業株式会社 | デルタシグマ型分数分周pllシンセサイザ |
| US7102403B2 (en) * | 2005-02-03 | 2006-09-05 | Mediatek Incorporation | Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof |
| KR100645530B1 (ko) * | 2005-07-28 | 2006-11-14 | 삼성전자주식회사 | 저음특성 향상을 위한 어쿠스틱 필터를 가진 스테레오스피커 장치 |
| JP4807978B2 (ja) * | 2005-07-29 | 2011-11-02 | フェリカネットワークス株式会社 | 通信装置および通信方法 |
| GB2437571B (en) * | 2006-04-26 | 2011-07-20 | Zarlink Semiconductor Inc | Digitally controlled oscillator with jitter shaping capability |
| US7208990B1 (en) * | 2006-04-28 | 2007-04-24 | Giga-Tronics, Inc. | Low noise microwave frequency synthesizer having loop accumulation |
| US7536570B2 (en) * | 2006-10-02 | 2009-05-19 | Silicon Laboratories Inc. | Microcontroller unit (MCU) with suspend mode |
| CN100474333C (zh) * | 2007-02-05 | 2009-04-01 | 凤凰微电子(中国)有限公司 | 一种实现高速大容量智能卡时钟管理的单元及方法 |
| US8014485B2 (en) * | 2007-05-17 | 2011-09-06 | Advanced Micro Devices, Inc. | Techniques for integrated circuit clock management using multiple clock generators |
| CN101135921B (zh) * | 2007-10-10 | 2010-04-14 | 威盛电子股份有限公司 | 多时钟切换装置及其切换方法 |
| EP2141797A1 (en) * | 2008-07-02 | 2010-01-06 | Nxp B.V. | Circuit with a time to digital converter and phase measuring method |
| US7724097B2 (en) * | 2008-08-28 | 2010-05-25 | Resonance Semiconductor Corporation | Direct digital synthesizer for reference frequency generation |
| US8063669B2 (en) * | 2008-11-06 | 2011-11-22 | Nokia Corporation | Frequency synthesizer having a plurality of independent output tones |
| US8228431B2 (en) * | 2009-08-31 | 2012-07-24 | Silicon Laboratories Inc. | Digital phase lock loop configurable as a frequency estimator |
| US9002488B2 (en) | 2010-02-22 | 2015-04-07 | Cypress Semiconductor Corporation | Clock synthesis systems, circuits and methods |
| TWI424305B (zh) * | 2010-04-08 | 2014-01-21 | Via Telecom Co Ltd | 時脈產生器、時脈產生方法、與行動通訊裝置 |
| JPWO2012070305A1 (ja) * | 2010-11-26 | 2014-05-19 | 日本電気株式会社 | Pll回路 |
| CN102142838A (zh) * | 2011-03-18 | 2011-08-03 | 深圳市国微电子股份有限公司 | 一种数字频率合成器 |
| KR101341924B1 (ko) * | 2011-10-21 | 2013-12-19 | 포항공과대학교 산학협력단 | 정전식 터치센서 |
| CN103116424A (zh) * | 2011-11-16 | 2013-05-22 | 飞思卡尔半导体公司 | 触摸板电容式传感器电路 |
| CA2856872C (en) * | 2011-12-14 | 2018-03-27 | Northrop Grumman Guidance And Electronics Company, Inc. | Reconfigurable correlator for a navigation system |
-
2013
- 2013-11-22 US US14/087,844 patent/US9632526B2/en active Active
- 2013-11-25 WO PCT/US2013/071631 patent/WO2014082029A1/en not_active Ceased
- 2013-11-25 KR KR1020157014393A patent/KR20150090096A/ko not_active Ceased
- 2013-11-25 CN CN201380061264.1A patent/CN104813250A/zh active Pending
- 2013-11-25 EP EP13799748.2A patent/EP2923247A1/en not_active Ceased
- 2013-11-25 CN CN201911309896.0A patent/CN111142609A/zh active Pending
- 2013-11-25 JP JP2015544168A patent/JP6537450B2/ja not_active Expired - Fee Related
- 2013-11-26 TW TW102143070A patent/TWI611287B/zh active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2007503659A5 (enExample) | ||
| JP2017138964A5 (enExample) | ||
| EP3264221B1 (en) | Method and circuit for dynamic power control | |
| EP2879017A3 (en) | Performing an operating frequency change using a dynamic clock control technique | |
| RU2618899C1 (ru) | Мажоритарный модуль | |
| JP2016509449A5 (enExample) | ||
| JP2011044795A5 (enExample) | ||
| JP2017021749A5 (enExample) | ||
| JP2007179358A (ja) | 情報処理装置及び再構成デバイスの利用方法 | |
| JP2017055332A5 (enExample) | ||
| WO2014137710A3 (en) | Integrated circuit floorplan for compact clock distribution | |
| JP2016501406A5 (enExample) | ||
| KR20150120940A (ko) | 향상된 수치 제어 발진기 | |
| RU2610678C1 (ru) | Универсальный логический модуль | |
| JP6537450B2 (ja) | デジタルクロックソースを有するマイクロコントローラ | |
| US11681324B2 (en) | Synchronous reset deassertion circuit | |
| RU2634229C1 (ru) | Логический преобразователь | |
| RU2617329C1 (ru) | Счетчик групповой структуры с переменным модулем | |
| RU2626345C1 (ru) | Логический вычислитель | |
| US9148152B1 (en) | Device for maintaining synchronization of plurality of field programmable gate arrays (FPGAs) | |
| BenSaleh et al. | Scalable design of microprogrammed digital FIR filter for sensor processing subsystem | |
| US20160132295A1 (en) | Efficient implementation of a multiplier/accumulator with load | |
| RU2013101106A (ru) | Устройство выделения контуров объектов на текстурированном фоне при обработке цифровых изображений | |
| JP2007525114A5 (enExample) | ||
| KR102012814B1 (ko) | 지연 라인 회로 |